

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Discontinued at Digi-Key
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	EBI/EMI, I ² C, SCI, SPI, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	126
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10/12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LFBGA
Supplier Device Package	176-LFBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f562n8adbg-u0

Table 1.1 Outline of Specifications (4 / 4)

Classification	Module/Function	Description
Communication function	I ² C bus interfaces	<ul style="list-style-type: none"> 2 channels (100-pin version: 1 channel) Communications formats I²C bus format/SMBus format Master/slave selectable (For multi-master operation)
	CAN module	<ul style="list-style-type: none"> 1 channel 32 mailboxes
	Serial peripheral interfaces	<ul style="list-style-type: none"> 2 channels RSPI transfer facility Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPI clock (RSPCK) signals enables serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines) Capable of handling serial transfer as a master or slave Data formats Switching between MSB first and LSB first The number of bits in each transfer can be changed to any number of bits from 8 to 16, or to 20, 24, or 32 bits. 128-bit buffers for transmission and reception Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits) Buffered structure Double buffers for both transmission and reception Max. transfer rate In master mode: 18 Mbps In slave mode: 6.25 Mbps
12-bit A/D converter		<ul style="list-style-type: none"> 12 bits x 1 unit (1 unit x 8 channels) or 10 bits x 2 units (2 units x 4 channels); 12- and 10-bit A/D converters can be exclusively used.
10-bit A/D converter		<ul style="list-style-type: none"> 10- or 12-bit resolution Conversion time: 1.0 μs per channel (in operation with PCLK at 50 MHz) Two operating modes Single mode Scan mode (one-cycle scan mode or continuous scan mode) Sample-and-hold function Three ways to start A/D conversion Conversion can be started by software, a conversion start trigger from a timer (MTU or TMR), or an external trigger signal. Self-diagnostic functions
D/A converter		<ul style="list-style-type: none"> 2 channels (1 channel for 100-pin products) 10-bit resolution Output voltage: 0 V to VREFH
CRC calculator		<ul style="list-style-type: none"> CRC code generation for arbitrary amounts of data in 8-bit units Select any of three generating polynomials: $X^8 + X^2 + X + 1$, $X^{16} + X^{15} + X^2 + 1$, or $X^{16} + X^{12} + X^5 + 1$. Generation of CRC codes for use with LSB-first or MSB-first communications is selectable.
Operating frequency		8 to 100 MHz
Power supply voltage		VCC = PLLVCC = AVCC = 2.7 to 3.6V, VREFH = 2.7 to AVCC
Operating temperature		-40 to +85°C
Package		176-pin LFBGA (PLBG0176GA-A), 145-pin TFLGA (PTLG0145JB-A), 144-pin LQFP (PLQP0144KA-A), 100-pin LQFP (PLQP0100KB-A)*2 85-pin TFLGA (PTLG0085JA-A)*2,*3

Note 1. For products in the 100-pin LQFP and 85-pin TFLGA, the synchronizing frequency is 8 to 25 MHz.

Note 2. The 100-pin LQFP and 85-pin TFLGA do not support the SDRAM area controller and EXDMA controller.

Note 3. The 85-pin TFLGA does not support the port-output enabling.

Table 1.2 Functions of RX62N Group and RX621 Group Products

Functions	RX62N Group					RX621 Group							
	R5F562Nx ^{Bxxx*}		R5F562Nx ^{Axxx*}			R5F5621x ^{Bxxx*}							
Package	176-pin LFBGA	145-pin TFLGA	144-pin LQFP	100-pin LQFP	176-pin LFBGA	145-pin TFLGA	144-pin LQFP	100-pin LQFP	176-pin LFBGA	145-pin TFLGA	144-pin LQFP	100-pin LQFP	85-pin TFLGA
External bus	SDRAM area controller	O	—	—	O	—	—	—	O	—	—	—	—
DMA	DMA controller	—	O	—	—	O	—	—	—	O	—	—	—
	EXDMA controller	O	—	—	O	—	—	—	O	—	—	—	—
	Data transfer controller	—	O	—	—	O	—	—	—	O	—	—	—
Timers	Multi-function timer pulse unit	O	—	—	O	—	—	—	O	—	—	—	—
	Port output enable	O	—	—	O	—	—	—	O	—	—	—	—
	Programmable pulse generator	O	—	—	O	—	—	—	O	—	—	—	—
	8-bit timers	O	—	—	O	—	—	—	O	—	—	—	—
	Compare match timer	O	—	—	O	—	—	—	O	—	—	—	—
	Realtime clock	O	—	—	O	—	—	—	O	—	—	—	—
	Watchdog timer	O	—	—	O	—	—	—	O	—	—	—	—
	Independent watchdog timer	O	—	—	O	—	—	—	O	—	—	—	—
Communication function	Ethernet controller/ DMA controller for Ethernet controller	—	O	—	O	—	—	—	—	—	—	—	—
	USB 2.0 host/function module	O	—	—	O	—	—	—	O	—	—	—	—
	Serial communications interfaces	O	—	—	O	—	—	—	O	—	—	—	—
	I ² C bus interfaces	O	—	—	O	—	—	—	O	—	—	—	—
	CAN module	O	—	—	—	—	—	—	O	—	—	—	—
	Serial peripheral interfaces	O	—	—	O	—	—	—	O	—	—	—	—
A/D converter	—	O	—	—	O	—	—	—	O	—	—	—	—
D/A converter	—	O	—	—	O	—	—	—	O	—	—	—	—
CRC calculator	—	O	—	—	O	—	—	—	O	—	—	—	—


[Legend]

O: Supported, —: Not supported

Note: * For details on part numbers, see Table 1.3.

1.3 Block Diagram

Figure 1.2 shows a block diagram.



Note1. The installation of the EXDMAC, EtherC, EDMAC, USB, CAN module, POE, and ports 0 to G is different depending on the product group and package.

Note2. The number of RIIC units and 10-bit D/A converter channels that are incorporated differs with the package.

ETHERC: Ethernet controller
EDMAC: DMA controller for Ethernet controller
ICU: Interrupt control unit
DTC: Data transfer controller
DMACA: DMA controller
EXDMAC: EXDMA controller
BSC: Bus controller
WDT: Watchdog timer
IWDT: Independent watchdog timer
CRC: CRC (Cyclic Redundancy Check) calculator
MPU: Memory-protection unit

SCI: Serial communications interfaces
USB: USB 2.0 host/function module
RSPI: Serial peripheral interfaces
CAN: CAN module
MTU: Multi-function timer pulse unit
POE: Port output enable
PPG: Programmable pulse generator
TMR: 8-bit timer
CMT: Compare match timer
RTC: Realtime clock
RIIC: I²C bus interface

Figure 1.2 Block Diagram




Figure 1.7 Pin Assignment of the 100-Pin LQFP

Table 1.4 List of Pins and Pin Functions (176-Pin LFBGA) (4 / 6)

Pin No.	Power Supply			Timers (MTU, TMR, PPG, POE, WDT)	Communication (SCI, CAN, RSPI, I2C)	Others
176-Pin LFBGA	Clock System Control	I/O Port	External Bus EXDMAC	ETHERC EDMAC	USB	
K15	PB0 A8			MTIOC9A/ PO24		
L1	PF2			RxD1-B TDI		
L2	P27 CS7#-C			USB1_EXICEN	MTIOC2B/ PO7	RSPCKB-A/ SCK1-A
L3	VCC					
L4	P30			USB1_DRPD	MTIOC4B-A/ TMRI3-B/ PO8	MISOB-A/ RxD1-A IRQ0-A
L12	VSS					
L13	PB4 A12			MTIOC10A/ MTCLKE-B/ PO28		
L14	PB3 A11			MTIOC9D/ MTCLKH-B/ PO27		
L15	VCC					
M1	PF1			SCK1-B TCK		
M2	P25 CS5#-C/ EDACK1-B			USB0_DPRPD	MTIOC4C-A/ MTCLKB-A/ PO5	RxD3-B ADTRG0#-B
M3	P22 EDREQ0-B			USB0_DRPD	MTIOC3B-A/ MTCLKC-A/ TMO0/ PO2	SCK0
M4	VSS					
M5	P11			USB1_VBUSEN -A	MTIC5V-A/ TMCI3-A	SCK2-A IRQ1-B
M6	P55 WAIT#-B/ EDREQ0-C			MTIOC4D-B		
M7	P54 EDACK0-C			ET_LINKSTA		
M8	P51 WR1#/ BC1#/ WAIT#-D			MTIOC4B-B		
M9	VSS					
M10	PC6 A22-A/ CS1#-C			ET_ETXD3	MTIC11V-A/ MTCLKA-B	MOSIA-A
M11	P81 EDACK0-A			ET_ETXD0/ RMII_TXD0	MTIOC3D-B	
M12	PC0 A16-A			ET_ERXD3	MTCLKG-A	SSLA1-A
M13	VCC					
M14	PB6 A14			MTIOC10B/ PO30		
M15	PB2 A10			MTIOC9B/ MTCLKG-B/ PO26		
N1	P26 CS6#-C			USB1_ID	MTIOC2A/ TMO1/ PO6	MOSIB-A/ TxD1-A

Table 1.4 List of Pins and Pin Functions (176-Pin LFBGA) (5 / 6)

Pin No.	Power Supply	Clock	I/O	External Bus	ETHERC	USB	Timers (MTU, TMR, PPG, POE, WDT)	Communication (SCI, CAN, RSPI, I2C)	Others
176-Pin LFBGA	System Control	Port		EXDMAC	EDMAC				
N2		P23	EDACK0-B			USB0_DPUPE-A	MTIOC3D-A/ MTCLKD-A/ PO3	TxD3-B	
N3		P20				USB0_ID	MTIOC1A/ TMRI0-B/ PO0	SDA1/ TxD0	
N4		P17				USB1_VBUS/ USB1_OVRCU RB/ USB1_VBUSEN -B	MTIOC3A/ PO15	TxD3-A	IRQ7-B
N5		P15				USB1_OVRCU RA/ USB1_DPUPE-B	MTIOC0B/ TMCI2-A/ PO13	SCK3-A	IRQ5-B
N6		P57	WAIT#-A/ WR3#/ BC3#/ EDREQ1-C						
N7		P10				USB1_DPUPE-A	MTIC5W-A/ TMRI3-A		IRQ0-B
N8		P52	RD#					SSLB3-A/ RxD2-B	
N9	VCC								
N10		PC5	A21-A/ CS2#-C/ WAIT#-C		ET_ETXD2		MTIC11W-A/ MTCLKD-B	RSPCKA-A	
N11		PC3	A19-A		ET_TX_ER		MTCLKF-A	TxD5	
N12		PC2	A18-A		ET_RX_DV		MTCLKE-A	SSLA3-A/ RxD5	
N13		P74	CS4#-B		ET_ERXD1/ RMII_RXD1				
N14		P73	CS3#-B		ET_WOL				
N15		PB5	A13				MTIOC10C/ MTCLKF-B/ PO29		
P1		P24	CS4#-C/ EDREQ1-B			USB0_VBUSEN -A	MTIOC4A-A/ MTCLKA-A/ TMRI1/ PO4	SCK3-B	
P2	PLLVCC								
P3		P16				USB0_VBUS/ USB0_OVRCU RB/ USB0_VBUSEN -B	MTIOC3C-A/ TMO2/ PO14	RxD3-A	IRQ6-B
P4		P14				USB0_OVRCU RA/ USB0_DPUPE-B	TMRI2		IRQ4-B
P5		P13					TMO3	SDA0/ TxD2-A	IRQ3-B/ ADTRG1#
P6	VCC_USB								

Table 1.5 List of Pins and Pin Functions (145-Pin TFLGA) (4 / 5)

Pin No.	Power Supply Clock				Timers (MTU, TMR, PPG, POE, WDT)	Communi- cation (SCI, CAN, RSPI, IIC)	Others
145-Pin TFLGA	System Control	I/O Port	External Bus	ETHERC EDMAC	USB		
K4		P26	CS6#-C		MTIOC2A/ TMO1/ PO6	MOSIB-A/ TxD1	TDO
K5	BCLK	P53					
K6	VSS						
K7		PC7	A23/ CS0#-B	ET_COL	MTIC11U-A/ MTCLKB-B	MISOA-A	
K8		P82	EDREQ1-A	ET_ETXD1/ RMII_TXD1	MTIOC4A-B		TRSYNC
K9		PC3	A19-A	ET_TX_ER	MTCLKF-A	TxD5	
K10		PB7	A15		MTIOC10D/ PO31		
K11		P73	CS3#-B	ET_WOL			
K12		PC0	A16-A	ET_ERXD3	MTCLKG-A	SSLA1-A	
K13		PB3	A11		MTIOC9D/ MTCLKH-B/ PO27		
L1		P25	CS5#-C/ EDACK1-B	USB0_DPRPD	MTIOC4C-A/ MTCLKB-A/ PO5	RxD3-B	ADTRG0#-B
L2		P22	EDREQ0-B	USB0_DRPD	MTIOC3B-A/ MTCLKC-A/ TMO0/PO2	SCK0	
L3		P17			MTIOC3A/ PO15	TxD3-A	IRQ7-B
L4		P12			TMCI1-B	SCL0/ RxD2-A	IRQ2-B
L5	VCC_USB						
L6		P56	EDACK1-C		MTIOC3C-B		
L7		P52	RD#			SSLB3-A/ RxD2-B	
L8		P83	EDACK1-A	ET_CRS/ RMII_CRS_D V	MTIOC4C-B		TRCLK
L9		P81	EDACK0-A	ET_ETXD0/ RMII_TXD0	MTIOC3D-B		TRDATA1
L10		P77	CS7#-B	ET_RX_ER/ RMII_RX_ER			
L11		P75	CS5#-B	ET_ERXD0/ RMII_RXD0			
L12	VCC						
L13		PB6	A14		MTIOC10B/ PO30		
M1		P23	EDACK0-B	USB0_DPUPE -A	MTIOC3D-A/ MTCLKD-A/ PO3	TxD3-B	
M2		P20		USB0_ID	MTIOC1A/ TMRI0-B/ PO0	SDA1/ TxD0	
M3	PLLVCC						

Table 1.5 List of Pins and Pin Functions (145-Pin TFLGA) (5 / 5)

Pin No.	Power Supply Clock	I/O System Control	External Bus EXDMAC	ETHERC EDMAC	USB	Timers (MTU, TMR, PPG, POE, WDT)	Communi- cation (SCI, CAN, RSPI, IIC)	Others
M4	P15					MTIOC0B/ TMCI2-A/ PO13	SCK3-A	IRQ5-B
M5	P14				USB0_OVRC URA/ USB0_DPUPE -B	TMRI2		IRQ4-B
M6	VSS_USB							
M7	P55	WAIT#-B/ EDREQ0-C		ET_EXOUT		MTIOC4D-B		TRDATA3
M8	P50	WR0#/ WR#					SSLB1-A/ TxD2-B	
M9	PC6	A22/CS1#-C		ET_ETXD3		MTIC11V-A/ MTCLKA-B	MOSIA-A	
M10	P80	EDREQ0-A		ET_TX_EN/ RMII_TXD_E N		MTIOC3B-B		TRDATA0
M11	PC2	A18-A		ET_RX_DV		MTCLKE-A	SSLA3-A/ RxD5	
M12	PC1	A17-A		ET_ERXD2		MTCLKH-A	SSLA2-A/ SCK5	
M13	VSS							
N1	P21			USB0_EXICE N	MTIOC1B/ TMCI0-B/ PO1		SCL1/RxD0	
N2	P16			USB0_VBUS/ USB0_OVRC URB/ USB0_VBUSE N-B	MTIOC3C-A/ TMO2/ PO14	RxD3-A		IRQ6-B
N3	PLLVSS							
N4	P13				TMO3	SDA0/ Tx2-A		IRQ3-B/ ADTRG1#
N5				USB0_DM				
N6				USB0_DP				
N7	P54	EDACK0-C		ET_LINKSTA		MTIOC4B-B		TRDATA2
N8	P51	WR1#/BC1#/ WAIT#-D					SSLB2-A/ SCK2	
N9	VCC							
N10	PC5	A21/CS2#-C/ WAIT#-C		ET_ETXD2		MTIC11W-A/ MTCLKD-B	RSPCKA-A	
N11	PC4	A20/CS3#-C		ET_TX_CLK		MTCLKC-B	SSLA0-A	
N12	P76	CS6#-B		ET_RX_CLK/ REF50CK				
N13	P74	CS4#-B		ET_ERXD1/ RMII_RXD1				

Table 1.9 Pin Functions (3 / 7)

Classifications	Pin Name	I/O	Description
Multi-function timer pulse unit	MTIOC0A	I/O	The TGRA0 to TGRD0 input capture input/output compare output/PWM output pins.
	MTIOC0B		
	MTIOC0C		
	MTIOC0D		
	MTIOC1A	I/O	The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins.
	MTIOC1B		
	MTIOC2A	I/O	The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins.
	MTIOC2B		
	MTIOC3A	I/O	The TGRA3 to TGRD3 input capture input/output compare output/PWM output pins.
	MTIOC3B-A/MTIOC3B-B		
MTIOC3C-A/MTIOC3C-B	MTIOC3C-B-A/MTIOC3C-B-B		
	MTIOC3D-A/MTIOC3D-B		
	MTIOC4A-A/MTIOC4A-B	I/O	The TGRA4 and TGRB4 input capture input/output compare output/PWM output pins.
	MTIOC4B-A/MTIOC4B-B		
	MTIOC4C-A/MTIOC4C-B		
	MTIOC4D-A/MTIOC4D-B		
	MTIC5U-A/MTIC5U-B	Input	The TGRU5, TGRV5, and TGRW5 input capture input/dead time compensation input pins.
	MTIC5V-A/MTIC5V-B		
	MTIC5W-A/MTIC5W-B		
	MTIOC6A	I/O	The TGRA6 to TGRD6 input capture input/output compare output/PWM output pins.
MTIOC6B	MTIOC6B		
	MTIOC6C		
	MTIOC6D		
	MTIOC7A	I/O	The TGRA7 and TGRB7 input capture input/output compare output/PWM output pins.
	MTIOC7B		
	MTIOC8A	I/O	The TGRA8 and TGRB8 input capture input/output compare output/PWM output pins.
	MTIOC8B		
	MTIOC9A	I/O	The TGRA9 to TGRD9 input capture input/output compare output/PWM output pins.
	MTIOC9B		
	MTIOC9C		
MTIOC9D	MTIOC9D		
	MTIOC10A	I/O	The TGRA10 to TGRB10 input capture input/output compare output/PWM output pins.
	MTIOC10B		
	MTIOC10C		
	MTIOC10D		
	MTIC11U-A/MTIC11U-B	Input	The TGRU11, TGRV11, and TGRW11 input capture input/dead time compensation input pins.
	MTIC11V-A/MTIC11V-B		
	MTIC11W-A/MTIC11W-B		
	MTCLKA-A/MTCLKA-B	Input	Input pins for external clock signals.
	MTCLKB-A/MTCLKB-B		
Port output enable	MTCLKC-A/MTCLKC-B		
	MTCLKD-A/MTCLKD-B		
Programmable pulse generator	MTCLKE-A/MTCLKE-B		
	MTCLKF-A/MTCLKF-B		
	MTCLKG-A/MTCLKG-B		
	MTCLKH-A/MTCLKH-B		
	POE0# to POE9#	Input	Input pins for request signals to place the MTU large-current pin in the high impedance state.
	PO0 to PO31	Output	Output pins for the pulse signals.

Table 4.1 List of I/O Registers (Address Order) (22 / 36)

Address	Module Abbreviation	Register Name	Register Abbreviation	Number of Bits	Access Size	Number of Access Cycles
0008 8726h	MTU0	Timer buffer operation transfer mode register	TBTM	8	8	2 to 3 PCLK*8
0008 8780h	MTU1	Timer control register	TCR	8	8	2 to 3 PCLK*8
0008 8781h	MTU1	Timer mode register	TMDR	8	8	2 to 3 PCLK*8
0008 8782h	MTU1	Timer I/O control register	TIOR	8	8	2 to 3 PCLK*8
0008 8784h	MTU1	Timer interrupt enable register	TIER	8	8	2 to 3 PCLK*8
0008 8785h	MTU1	Timer status register	TSR	8	8	2 to 3 PCLK*8
0008 8786h	MTU1	Timer counter	TCNT	16	16	2 to 3 PCLK*8
0008 8788h	MTU1	Timer general register A	TGRA	16	16	2 to 3 PCLK*8
0008 878Ah	MTU1	Timer general register B	TGRB	16	16	2 to 3 PCLK*8
0008 8790h	MTU1	Timer input capture control register	TICCR	8	8	2 to 3 PCLK*8
0008 8800h	MTU2	Timer control register	TCR	8	8	2 to 3 PCLK*8
0008 8801h	MTU2	Timer mode register	TMDR	8	8	2 to 3 PCLK*8
0008 8802h	MTU2	Timer I/O control register	TIOR	8	8	2 to 3 PCLK*8
0008 8804h	MTU2	Timer interrupt enable register	TIER	8	8	2 to 3 PCLK*8
0008 8805h	MTU2	Timer status register	TSR	8	8	2 to 3 PCLK*8
0008 8806h	MTU2	Timer counter	TCNT	16	16	2 to 3 PCLK*8
0008 8808h	MTU2	Timer general register A	TGRA	16	16	2 to 3 PCLK*8
0008 880Ah	MTU2	Timer general register B	TGRB	16	16	2 to 3 PCLK*8
0008 8880h	MTU5	Timer counter U	TCNTU	16	16	2 to 3 PCLK*8
0008 8882h	MTU5	Timer general register U	TGRU	16	16	2 to 3 PCLK*8
0008 8884h	MTU5	Timer control register U	TCRU	8	8	2 to 3 PCLK*8
0008 8886h	MTU5	Timer I/O control register U	TIORU	8	8	2 to 3 PCLK*8
0008 8890h	MTU5	Timer counter V	TCNTV	16	16	2 to 3 PCLK*8
0008 8892h	MTU5	Timer general register V	TGRV	16	16	2 to 3 PCLK*8
0008 8894h	MTU5	Timer control register V	TCRV	8	8	2 to 3 PCLK*8
0008 8896h	MTU5	Timer I/O control register V	TIORV	8	8	2 to 3 PCLK*8
0008 88A0h	MTU5	Timer counter W	TCNTW	16	16	2 to 3 PCLK*8
0008 88A2h	MTU5	Timer general register W	TGRW	16	16	2 to 3 PCLK*8
0008 88A4h	MTU5	Timer control register W	TCRW	8	8	2 to 3 PCLK*8
0008 88A6h	MTU5	Timer I/O control register W	TIORW	8	8	2 to 3 PCLK*8
0008 88B2h	MTU5	Timer interrupt enable register	TIER	8	8	2 to 3 PCLK*8
0008 88B4h	MTU5	Timer start register	TSTR	8	8	2 to 3 PCLK*8
0008 88B6h	MTU5	Timer compare match clear register	TCNTCMPCLR	8	8	2 to 3 PCLK*8
0008 8900h	POE	Input level control/status register 1	ICSR1	16	16	2 to 3 PCLK*8
0008 8902h	POE	Output level control/status register 1	OCSR1	16	16	2 to 3 PCLK*8
0008 8904h	POE	Input level control/status register 2	ICSR2	16	16	2 to 3 PCLK*8
0008 8906h	POE	Output level control/status register 2	OCSR2	16	16	2 to 3 PCLK*8
0008 8908h	POE	Input level control/status register 3	ICSR3	16	16	2 to 3 PCLK*8
0008 890Ah	POE	Software port output enable register	SPOER	8	8	2 to 3 PCLK*8
0008 890Bh	POE	Port output enable control register 1	POECR1	8	8	2 to 3 PCLK*8
0008 890Ch	POE	Port output enable control register 2	POECR2	16	16	2 to 3 PCLK*8
0008 890Eh	POE	Input level control/status register 4	ICSR4	16	16	2 to 3 PCLK*8
0008 8A00h	MTU9	Timer control register	TCR	8	8	2 to 3 PCLK*8

Table 4.1 List of I/O Registers (Address Order) (23 / 36)

Address	Module Abbreviation	Register Name	Register Abbreviation	Number of Bits	Access Size	Number of Access Cycles
0008 8A01h	MTU10	Timer control register	TCR	8	8	2 to 3 PCLK*8
0008 8A02h	MTU9	Timer mode register	TMDR	8	8	2 to 3 PCLK*8
0008 8A03h	MTU10	Timer mode register	TMDR	8	8	2 to 3 PCLK*8
0008 8A04h	MTU9	Timer I/O control register H	TIORH	8	8	2 to 3 PCLK*8
0008 8A05h	MTU9	Timer I/O control register L	TIORL	8	8	2 to 3 PCLK*8
0008 8A06h	MTU10	Timer I/O control register H	TIORH	8	8	2 to 3 PCLK*8
0008 8A07h	MTU10	Timer I/O control register L	TIORL	8	8	2 to 3 PCLK*8
0008 8A08h	MTU9	Timer interrupt enable register	TIER	8	8	2 to 3 PCLK*8
0008 8A09h	MTU10	Timer interrupt enable register	TIER	8	8	2 to 3 PCLK*8
0008 8A0Ah	MTUB	Timer output master enable register	TOER	8	8	2 to 3 PCLK*8
0008 8A0Dh	MTUB	Timer gate control register	TGCR	8	8	2 to 3 PCLK*8
0008 8A0Eh	MTUB	Timer output control register 1	TOCR1	8	8	2 to 3 PCLK*8
0008 8A0Fh	MTUB	Timer output control register 2	TOCR2	8	8	2 to 3 PCLK*8
0008 8A10h	MTU9	Timer counter	TCNT	16	16	2 to 3 PCLK*8
0008 8A12h	MTU10	Timer counter	TCNT	16	16	2 to 3 PCLK*8
0008 8A14h	MTUB	Timer cycle data register	TCDR	16	16	2 to 3 PCLK*8
0008 8A16h	MTUB	Timer dead time data register	TDDR	16	16	2 to 3 PCLK*8
0008 8A18h	MTU9	Timer general register A	TGRA	16	16	2 to 3 PCLK*8
0008 8A1Ah	MTU9	Timer general register B	TGRB	16	16	2 to 3 PCLK*8
0008 8A1Ch	MTU10	Timer general register A	TGRA	16	16	2 to 3 PCLK*8
0008 8A1Eh	MTU10	Timer general register B	TGRB	16	16	2 to 3 PCLK*8
0008 8A20h	MTUB	Timer subcounter	TCNTS	16	16	2 to 3 PCLK*8
0008 8A22h	MTUB	MTUB Timer cycle buffer register	TCBR	16	16	2 to 3 PCLK*8
0008 8A24h	MTU9	Timer general register C	TGRC	16	16	2 to 3 PCLK*8
0008 8A26h	MTU9	Timer general register D	TGRD	16	16	2 to 3 PCLK*8
0008 8A28h	MTU10	Timer general register C	TGRC	16	16	2 to 3 PCLK*8
0008 8A2Ah	MTU10	Timer general register D	TGRD	16	16	2 to 3 PCLK*8
0008 8A2Ch	MTU9	Timer status register	TSR	8	8	2 to 3 PCLK*8
0008 8A2Dh	MTU10	Timer status register	TSR	8	8	2 to 3 PCLK*8
0008 8A30h	MTUB	Timer interrupt skipping set register	TITCR	8	8	2 to 3 PCLK*8
0008 8A31h	MTUB	Timer interrupt skipping counter	TITCNT	8	8	2 to 3 PCLK*8
0008 8A32h	MTUB	TUB Timer dead time enable register	TBTER	8	8	2 to 3 PCLK*8
0008 8A34h	MTUB	Timer dead time enable register	TDER	8	8	2 to 3 PCLK*8
0008 8A36h	MTUB	Timer output level buffer register	TOLBR	8	8	2 to 3 PCLK*8
0008 8A38h	MTU9	Timer buffer operation transfer mode register	TBTM	8	8	2 to 3 PCLK*8
0008 8A39h	MTU10	Timer buffer operation transfer mode register	TBTM	8	8	2 to 3 PCLK*8
0008 8A40h	MTU10	Timer A/D converter start request control register	TADCR	16	16	2 to 3 PCLK*8
0008 8A44h	MTU10	Timer A/D converter start request cycle set register A	TADCORA	16	16	2 to 3 PCLK*8
0008 8A46h	MTU10	Timer A/D converter start request cycle set register B	TADCORB	16	16	2 to 3 PCLK*8
0008 8A48h	MTU10	Timer A/D converter start request cycle set buffer register A	TADCOBRA	16	16	2 to 3 PCLK*8




Figure 5.4 Oscillation Settling Timing after Deep Software Standby Mode




Figure 5.17 SDRAM Space Multiple Read Bus Timing

Table 5.14 Timing of On-Chip Peripheral Modules (3)

Conditions: VCC = PLLVCC = AVCC = VCC_USB = 2.7 to 3.6 V, VREFH = 2.7 V to AVCC

VSS = PLLVSS = AVSS = VREFL = VSS_USB = 0 V

PCLK = 8 to 50 MHz

T_a = -40 to +85°C

Item			Symbol	Min.	Max.	Unit	Test Conditions	
CAN	Transmit data delay time		t _{CTXD}	—	40.0	ns	Figure 5.37	
	Receive data setup time		t _{CRXS}	40.0	—	ns		
	Receive data hold time		t _{CRXH}	40.0	—	ns		
RSPI	RSPCK clock cycle	Master	t _{SPcyc}	2	4096	t _{Pcyc} *1	Figure 5.38	
		Slave		8	4096			
	RSPCK clock high pulse width	Master	t _{SPCKWH}	(t _{SPcyc} -t _{SPCKR} -t _{SPCKF}) / 2-3	—	ns		
		Slave		(t _{SPcyc} -t _{SPCKR} -t _{SPCKF}) / 2	—			
	RSPCK clock low pulse width	Master	t _{SPCKWL}	(t _{SPcyc} -t _{SPCKR} -t _{SPCKF}) / 2-3	—	ns		
		Slave		(t _{SPcyc} -t _{SPCKR} -t _{SPCKF}) / 2	—			
	RSPCK clock rise/fall time	Output [176-pin LFBGA/ 145-pin TFLGA/ 144-pin LQFP]	t _{SPCKR} , t _{SPCKF}	—	5	ns		
		Output [100-pin LQFP/ 85-pin TFLGA]		—	10			
		Input		—	1	μs		

Note 1. t_{Pcyc}: PCLK cycle




Figure 5.51 MII Transmission Timing (Normal Operation)




Figure 5.52 MII Transmission Timing (Conflict Occurrence)




Figure 5.53 MII Reception Timing (Normal Operation)




Figure 5.54 MII Reception Timing (Error Occurrence)




Figure 5.55 MDIO Input Timing (MII)




Figure 5.56 MDIO Output Timing (MII)




Figure 5.57 WOL Output Timing (MII)

5.7 Power-on Reset Circuit, Voltage Detection Circuit Characteristics

Table 5.23 Power-on Reset Circuit, Voltage Detection Circuit Characteristics

Conditions: VCC = PLLVCC = AVCC = VCC_USB = 2.7 to 3.6 V, VREFH = 2.7 V to AVCC

VSS = PLLVSS = AVSS = VREFL = VSS_USB = 0 V

T_a = -40 to +85°C

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Voltage detection level	V _{POR}	2.48	2.58	2.68	V	Figure 5.63
	V _{det1}	2.75	2.85	2.95		Figure 5.64 and Figure 5.65
	V _{det2}	3.05	3.15	3.25		
Internal reset time	t _{POR}	20	35	50	ms	
Min. VCC down time ^{*1}	t _{VOFF}	200	—	—	μs	Figure 5.64 and Figure 5.65
Reply delay time	t _{det}	—	—	200	μs	

Note 1. The power-off time indicates the time when VCC is below the minimum value of voltage detection levels V_{POR}, V_{det1}, and V_{det2} for the POR/ LVD.




Figure 5.63 Power-on Reset Timing




Figure 5.64 Voltage Detection Circuit Timing (V_{det1})




Figure 5.67 Flash Memory Write/Erase Suspend Timing

Appendix 1. Package Dimensions

Information on the latest version of the package dimensions or mountings has been displayed in "Packages" on Renesas Electronics Corp website.




Figure A 176-Pin LFBGA (PLBG0176GA-A) Package Dimensions

REVISION HISTORY		RX62N Group, RX621 Group Datasheet
------------------	--	------------------------------------

Rev.	Date	Description	
		Page	Summary
1.00	2011.02.04	—	First Edition issued
1.10	2011.02.10	—	Features reviewed
1.20	2011.06.10	1. Overview	
		2 to 5	Table 1.1 Outline of Specification, Description changed
		40 to 46	Table 1.9 Pin Functions, Description changed
		52 to 86	4. I/O Registers Table 4.1 List of I/O Registers (Address Order), Description changed
		90	5. Electrical Characteristics Table 5.2 DC Characteristics (3) , changed
		111	Figure 5.23 EDACK0 and EDACK1 Single-Address Transfer Timing (for a CS Area), changed
		111	Figure 5.24 EDACK0 and EDACK1 Single-Address Transfer Timing (for SDRAM), changed
		1. Overview	
		2	Table 1.1 Outline of Specifications (1/4), changed, note 1, note 2 deleted
		13	Figure 1.6 Pin Assignment of the 144-Pin LQFP (Assistance Diagram), changed
1.30	2012.01.11	15	Figure 1.8 Pin Assignment of the 100-Pin LQFP (Assistance Diagram), changed
		33	Table 1.7 List of Pins and Pin Functions (100-Pin LQFP) (1/4), changed
		37	Table 1.8 List of Pins and Pin Functions (85-Pin TFLGA) (2/3), changed
		4. I/O Registers	
		52 to 87	Table 4.1 List of I/O Registers (Address Order), Description changed
		5. Electrical Characteristics	
		91	Table 5.4 DC Characteristics (3), specification added
		98	Table 5.9 Control Signal Timing, note changed
		122	Table 5.18 Timing of On-Chip Peripheral Modules (6), conditions changed