



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	48 MIPS
Connectivity	I <sup>2</sup> C, SPI, UART/USART, USB
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	24
Program Memory Size	32KB (32K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.25V
Data Converters	A/D 21x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051t627-b-gm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Parameters	Test Condition	Min	Тур	Max	Unit
EPROM Size (Note 1)	C8051T620/1 & C8051T320/1/2/3	16384	_	_	bytes
	C8051T626	65535	_	_	bytes
	C8051T627	32768		_	bytes
Write Cycle Time (per Byte) (Note 2)		105	155	205	μs
In-Application Program- ming Write Cycle Time	Capacitor on $V_{PP} = 4.7 \ \mu F$ and fully discharged	_	37	_	ms
(per Byte) (Note 3)	Capacitor on $V_{PP}$ = 4.7 µF and initially charged to 3.3 V	—	26	—	ms
Programming Voltage (V <sub>PP</sub> )		5.75	6.0	6.25	V
Capacitor on V <sub>PP</sub> for In- application Programming		_	4.7	_	μF
Notes:					

### Table 7.6. EPROM Electrical Characteristics

1. 512 bytes at location 0x3E00 to 0x3FFF are not available for program storage on the 16k devices, and 512 bytes at location 0xFE00 to 0xFFFF are not available for program storage on the C8051T626.

2. For devices with a Date Code prior to 1040, the programming time over the C2 interface is twice as long. See Section 18.1.1 for more information.

3. Duration of write time is largely dependent on VIO voltage, supply voltage, and residual charge on the VPP capacitor. The majority of the write time consists of charging the voltage on VPP to 6.0 V. These measurements include the VPP ramp time and VDD = VIO = 3.3 V

### Table 7.7. Internal High-Frequency Oscillator Electrical Characteristics

 $V_{DD}$  = 2.7 to 3.6 V;  $T_A$  = -40 to +85 °C unless otherwise specified; Using factory-calibrated settings.

Parameters	Test Condition	Min	Тур	Max	Unit				
Oscillator Frequency	IFCN = 11b	47.28	48	48.72	MHz				
Oscillator Supply Current	25 °C, V <sub>DD</sub> = 3.0 V,								
(from V <sub>DD</sub> )	OSCICN.7 = 1,								
	OSCICN.5 = 0								
	C8051T626/7/T320/1/2/3	—	900	1000	μA				
	C8051T626/7	—	925	1100	μA				
Power Supply Sensitivity	Constant Temperature	_	±0.02	—	%/V				
Temperature Sensitivity	Constant Supply		±20	_	ppm/°C				
Note: Represents mean ±1 standard deviation.									



# 22.4. Port I/O Initialization

Port I/O initialization coists of the following steps:

- 1. Select the input mode (analog or digital) for all Port pins, using the Port Input Mode register (PnMDIN).
- 2. Select the output mode (open-drain or push-pula) If Bort pins, using the Port Output Mode register (PnMDOUT).
- 3. Select any pins to be skipped by the I/OsStar using the Port Skip registers (PnSKIP).
- 4. Assign Port pins to desired peripherals (XBRO, XBR1, XBR2).
- 5. Enable the Crosbar (XBARE = 1).

All Port pins must be configured as either analogigidital inputs. Any pins to be used as Comparator or ADC inputs should be configured as an analog inputs. When a pin is configured as an analog input, its weak pullup, digital driver, and digital receiverd as abled. This process save power and reduces noise on the analog input. Pins configured as digital inputs may stated doy analog peripherals; however this practice is not recommended.

Additionally, all analog input pins should be con**figur** be skipped by the Crossbar (accomplished by setting the associated bits in PnSKIP). Port input mode is set in the PnMDIN register, where a 1 indicates a digital input, and a 0 indicates an analog input. All pins default to digital inputs on reset. See SFR Definition 22.9, SFR Definition 22.13, and SFR Defi**oit**i22.17 for the PnMDIN register details.

The output driver characteristics of the I/O peindsefined using the Port Output Mode registers (PnMD-OUT). Each Port Output driver can be configuredeatisher open drain or pusplul. This selection is required even for the digital resources selected their XBRn registers, and is not automatic. The only exception to this is the SMBus (SDA, SCL) pins, which are configured as open-drain regardless of the PnMDOUT settings. When the WEAKPUD bint XBR1 is O, a weak pullup eshabled for all Pot I/O configured as open-drain. WEAKPUD does not affect the sphupull Port I/O. Furthmeore, the weakpullup is turned off on an output that is driving a O to avoid unnecessary power dissipation.

Registers XBRO, XBR1, and XBR2 must be loaded with appropriate values to select the digital I/O functions required by the design. Setting the XBARE bit in XBR1 emables the Crossbar. Until the Crossbar is enabled, the external pins remain as standard Port I/O (in input mode), regardless of the XBRn Register settings. For given XBRn Register settings, can determine the I/O pin-out using the Priority Decode Table; as an alternative, the Configuration Wizard utility of the Silicon Labs IDE software will determine the Port I/O pin-assignments based on the XBRn Register settings.

The Crossbar must be enabled toeuBort pins as standard Port I/O in output mode. Port output drivers are disabled while the Crossbar is disabled.



# 25.2. Operational Modes

UARTO provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the SOMODE bit (SCON0.7). Typical UART connection options are shown in Figure 25.3.



Figure 25.3. UART Interconnect Diagram

#### 25.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data dong testart bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TXOn pine aeived at the RXO pin. On receive, the eight data bits are stored in SBUFO and the stop bit goes into RB80 (SCONO.2).

Data transmission begins with software writes a data byte d SBbFO register. The TIO Transmit Interrupt Flag (SCONO.1) is set at the end of the transmin (the beginning of the stop-bit time). Data reception can begin any time after the RENO Receive Enable (StopONO.4) is set to logic 1. After the stop bit is received, the data byteill be loaded into the SBUFO or every register if the following conditions are met: RIO must be logic 0, and if MCEO is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits atelled into the SBUFO receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of dataetistist6BUFO, the stop bit is stored in RB80 and the RIO flag is set. If these conditionare not met, SBUFO and RB80 will not be set. An interrupt voidcur if enabled when their TIO or RIO is set.



Figure 25.4. 8-Bit UART Timing Diagram

