



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	18
Program Memory Size	4KB (4K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 6V
Data Converters	A/D 4x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SO
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/p87lpc768fd-512">https://www.e-xfl.com/product-detail/nxp-semiconductors/p87lpc768fd-512</a>

Low power, low price, low pin count (20 pin) microcontroller  
with 4 kB OTP 8-bit A/D, Pulse Width Modulator

**P87LPC768**



**Figure 1. P87LPC768 Program and Data Memory Map**

Low power, low price, low pin count (20 pin) microcontroller  
with 4 kB OTP 8-bit A/D, Pulse Width Modulator

P87LPC768

## PIN DESCRIPTIONS

MNEMONIC	PIN NO.	TYPE	NAME AND FUNCTION
P0.0–P0.7	1, 13, 14, 16–20	I/O	<p><b>Port 0:</b> Port 0 is an 8-bit I/O port with a user-configurable output type. Port 0 latches are configured in the quasi-bidirectional mode and have either ones or zeros written to them during reset, as determined by the PRHI bit in the UCFG1 configuration byte. The operation of port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to the section on I/O port configuration and the DC Electrical Characteristics for details.</p> <p>The Keyboard Interrupt feature operates with port 0 pins.</p> <p>Port 0 also provides various special functions as described below.</p>
	1	O	<b>P0.0</b> <b>CMP2</b> Comparator 2 output.
		O	<b>PWM3</b> Pulse Width Modulator 3 output.
	20	I	<b>P0.1</b> <b>CIN2B</b> Comparator 2 positive input B.
		O	<b>PWM0</b> Pulse Width Modulator 0 output.
	19	I	<b>P0.2</b> <b>CIN2A</b> Comparator 2 positive input A.
		I	<b>BRAKE</b> PWM brake input.
	18	I	<b>P0.3</b> <b>CIN1B</b> Comparator 1 positive input B.
		I	<b>AD0</b> A/D channel 0 input.
	17	I	<b>P0.4</b> <b>CIN1A</b> Comparator 1 positive input A.
		I	<b>AD1</b> A/D channel 1 input.
	16	I	<b>P0.5</b> <b>CMPREF</b> Comparator reference (negative) input.
		I	<b>AD2</b> A/D channel 2 input.
	14	O	<b>P0.6</b> <b>CMP1</b> Comparator 1 output.
		I	<b>AD3</b> A/D channel 3 input.
	13	I/O	<b>P0.7</b> <b>T1</b> Timer/counter 1 external count input or overflow output.
P1.0–P1.7	2–4, 8–12	I/O	<p><b>Port 1:</b> Port 1 is an 8-bit I/O port with a user-configurable output type, except for three pins as noted below. Port 1 latches are configured in the quasi-bidirectional mode and have either ones or zeros written to them during reset, as determined by the PRHI bit in the UCFG1 configuration byte. The operation of the configurable port 1 pins as inputs and outputs depends upon the port configuration selected. Each of the configurable port pins are programmed independently. Refer to the section on I/O port configuration and the DC Electrical Characteristics for details.</p> <p>Port 1 also provides various special functions as described below.</p>
	12	O	<b>P1.0</b> <b>TxD</b> Transmitter output for the serial port.
	11	I	<b>P1.1</b> <b>RxD</b> Receiver input for the serial port.
	10	I/O	<b>P1.2</b> <b>T0</b> Timer/counter 0 external count input or overflow output.
		I/O	<b>SCL</b> I <sup>2</sup> C serial clock input/output. When configured as an output, P1.2 is open drain, in order to conform to I <sup>2</sup> C specifications.
	9	I	<b>P1.3</b> <b>INT0</b> External interrupt 0 input.
		I/O	<b>SDA</b> I <sup>2</sup> C serial data input/output. When configured as an output, P1.3 is open drain, in order to conform to I <sup>2</sup> C specifications.
	8	I	<b>P1.4</b> <b>INT1</b> External interrupt 1 input.
	4	I	<b>P1.5</b> <b>RST</b> External Reset input (if selected via EPROM configuration). A low on this pin resets the microcontroller, causing I/O ports and peripherals to take on their default states, and the processor begins execution at address 0. When used as a port pin, P1.5 is a Schmitt trigger input only.
	3	O	<b>P1.6</b> <b>PWM1</b> Pulse Width Modulator 1 output
	2	O	<b>P1.7</b> <b>PWM2</b> Pulse Width Modulator 2 output

Low power, low price, low pin count (20 pin) microcontroller  
with 4 kB OTP 8-bit A/D, Pulse Width Modulator

P87LPC768

MNEMONIC	PIN NO.	TYPE	NAME AND FUNCTION
P2.0–P2.1	6, 7	I/O	<p><b>Port 2:</b> Port 2 is a 2-bit I/O port with a user-configurable output type. Port 2 latches are configured in the quasi-bidirectional mode and have either ones or zeros written to them during reset, as determined by the PRHI bit in the UCFG1 configuration byte. The operation of port 2 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to the section on I/O port configuration and the DC Electrical Characteristics for details.</p> <p>Port 2 also provides various special functions as described below.</p> <p><b>P2.0 X2</b> Output from the oscillator amplifier (when a crystal oscillator option is selected via the EPROM configuration).</p> <p><b>CLKOUT</b> CPU clock divided by 6 clock output when enabled via SFR bit and in conjunction with internal RC oscillator or external clock input.</p> <p><b>P2.1 X1</b> Input to the oscillator circuit and internal clock generator circuits (when selected via the EPROM configuration).</p>
	7	O	
	6	I	
V <sub>SS</sub>	5	I	<b>Ground:</b> 0V reference.
V <sub>DD</sub>	15	I	<b>Power Supply:</b> This is the power supply voltage for normal operation as well as Idle and Power Down modes.

Low power, low price, low pin count (20 pin) microcontroller  
with 4 kB OTP 8-bit A/D, Pulse Width Modulator

P87LPC768

Name	Description	SFR Address	Bit Functions and Addresses								Reset Value
			MSB				LSB				
KBI#	Keyboard Interrupt	86h									00h
P0*	Port 0	80h	87	86	85	84	83	82	81	80	Note 2
			T1	CMP1	CMPREF	CIN1A	CIN1B	CIN2A	CIN2B	CMP2	
P1*	Port 1	90h	97	96	95	94	93	92	91	90	Note 2
			(P1.7)	(P1.6)	RST	INT1	INT0	T0	RxD	TxD	
P2*	Port 2	A0h	A7	A6	A5	A4	A3	A2	A1	A0	Note 2
			–	–	–	–	–	–	X1	X2	
P0M1#	Port 0 output mode 1	84h	(P0M1.7)	(P0M1.6)	(P0M1.5)	(P0M1.4)	(P0M1.3)	(P0M1.2)	(P0M1.1)	(P0M1.0)	00h
P0M2#	Port 0 output mode 2	85h	(P0M2.7)	(P0M2.6)	(P0M2.5)	(P0M2.4)	(P0M2.3)	(P0M2.2)	(P0M2.1)	(P0M2.0)	00H
P1M1#	Port 1 output mode 1	91h	(P1M1.7)	(P1M1.6)	–	(P1M1.4)	–	–	(P1M1.1)	(P1M1.0)	00h <sup>1</sup>
P1M2#	Port 1 output mode 2	92h	(P1M2.7)	(P1M2.6)	–	(P1M2.4)	–	–	(P1M2.1)	(P1M2.0)	00h <sup>1</sup>
P2M1#	Port 2 output mode 1	A4h	P2S	P1S	P0S	ENCLK	T1OE	T0OE	(P2M1.1)	(P2M1.0)	00h
P2M2#	Port 2 output mode 2	A5h	–	–	–	–	–	–	(P2M2.1)	(P2M2.0)	00h <sup>1</sup>
PCON	Power control register	87h	SMOD1	SMOD0	BOF	POF	GF1	GF0	PD	IDL	Note 3
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program status word	D0h	CY	AC	F0	RS1	RS0	OV	F1	P	00h
PT0AD#	Port 0 digital input disable	F6h									00h
			9F	9E	9D	9C	9B	9A	99	98	
PWMCON0	PWM Control Register 0	DAh	RUN	XFER	PWM3I	PWM2I	–	PWM1I	PWM0I	–	00h
PWMCON1	PWM Control Register 1	DBh	BKCH	BKPS	BPEN	BKEN	PWM3B	PWM2B	PWM1B	PWM0B	00h
SCON*	Serial port control	98h	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00h
SBUF	Serial port data buffer register	99h									xxh
SADDR#	Serial port address register	A9h									00h
SADEN#	Serial port address enable	B9h									00h
SP	Stack pointer	81h									07h
TCON*	Timer 0 and 1 control	88h	8F	8E	8D	8C	8B	8A	89	88	00h
			TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	
TH0	Timer 0 high byte	8Ch									00h
TH1	Timer 1 high byte	8Dh									00h
TL0	Timer 0 low byte	8Ah									00h
TL1	Timer 1 low byte	8Bh									00h
TMOD	Timer 0 and 1 mode	89h	GATE	C/T	M1	M0	GATE	C/T	M1	M0	00h
WDCON#	Watchdog control register	A7h	–	–	WDOVF	WDRUN	WDCLK	WDS2	WDS1	WDS0	Note 4
WDRST#	Watchdog reset register	A6h									xxh

**NOTES:**

\* SFRs are bit addressable.

# SFRs are modified from or added to the 80C51 SFRs.

- Unimplemented bits in SFRs are X (unknown) at all times. Ones should not be written to these bits since they may be used for other purposes in future derivatives. The reset value shown in the table for these bits is 0.
- I/O port values at reset are determined by the PRHI bit in the UCFG1 configuration byte.
- The PCON reset value is x x BOF POF–0 0 0 0b. The BOF and POF flags are not affected by reset. The POF flag is set by hardware upon power up. The BOF flag is set by the occurrence of a brownout reset/interrupt and upon power up.
- The WDCON reset value is xx11 0000b for a Watchdog reset, xx01 0000b for all other reset causes if the watchdog is enabled, and xx00 0000b for all other reset causes if the watchdog is disabled.

Low power, low price, low pin count (20 pin) microcontroller  
with 4 kB OTP 8-bit A/D, Pulse Width Modulator

P87LPC768




Figure 5. Comparator Input and Output Connections




Figure 6. Comparator Configurations

Low power, low price, low pin count (20 pin) microcontroller  
with 4 kB OTP 8-bit A/D, Pulse Width Modulator

P87LPC768

**Table 2. Interaction of TIRUN with SLAVEN, MASTRQ, and MASTER**

SLAVEN, MASTRQ, MASTER	TIRUN	OPERATING MODE
All 0	0	The I <sup>2</sup> C interface is disabled. Timer I is cleared and does not run. This is the state assumed after a reset. If an I <sup>2</sup> C application wants to ignore the I <sup>2</sup> C at certain times, it should write SLAVEN, MASTRQ, and TIRUN all to zero.
All 0	1	The I <sup>2</sup> C interface is disabled.
Any or all 1	0	The I <sup>2</sup> C interface is enabled. The 3 low-order bits of Timer I run for min-time generation, but the hi-order bits do not, so that there is no checking for I <sup>2</sup> C being "hung." This configuration can be used for very slow I <sup>2</sup> C operation.
Any or all 1	1	The I <sup>2</sup> C interface is enabled. Timer I runs during frames on the I <sup>2</sup> C, and is cleared by transitions on SCL, and by Start and Stop conditions. This is the normal state for I <sup>2</sup> C operation.

**Table 3. CT1, CT0 Values**

CT1, CT0	Min Time Count (Machine Cycles)	CPU Clock Max (for 100 kHz I <sup>2</sup> C)	Timeout Period (Machine Cycles)
1 0	7	8.4 MHz	1023
0 1	6	7.2 MHz	1022
0 0	5	6.0 MHz	1021
1 1	4	4.8 MHz	1020

### Interrupts

The P87LPC768 uses a four priority level interrupt structure. This allows great flexibility in controlling the handling of the P87LPC768's many interrupt sources. The P87LPC768 supports up to 13 interrupt sources.

Each interrupt source can be individually enabled or disabled by setting or clearing a bit in registers IEN0 or IEN1. The IEN0 register also contains a global disable bit, EA, which disables all interrupts at once.

Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the IP0, IP0H, IP1, and IP1H registers. An interrupt service routine in progress can be

interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The highest priority interrupt service cannot be interrupted by any other interrupt source. So, if two requests of different priority levels are received simultaneously, the request of higher priority level is serviced.

If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. This is called the arbitration ranking. Note that the arbitration ranking is only used to resolve simultaneous requests of the same priority level.

Table 3 summarizes the interrupt sources, flag bits, vector addresses, enable bits, priority bits, arbitration ranking, and whether each interrupt may wake up the CPU from Power Down mode.

**Table 4. Summary of Interrupts**

Description	Interrupt Flag Bit(s)	Vector Address	Interrupt Enable Bit(s)	Interrupt Priority	Arbitration Ranking	Power Down Wakeup
External Interrupt 0	IE0	0003h	EX0 (IEN0.0)	IP0H.0, IP0.0	1 (highest)	Yes
Timer 0 Interrupt	TF0	000Bh	ET0 (IEN0.1)	IP0H.1, IP0.1	4	No
External Interrupt 1	IE1	0013h	EX1 (IEN0.2)	IP0H.2, IP0.2	7	Yes
Timer 1 Interrupt	TF1	001Bh	ET1 (IEN0.3)	IP0H.3, IP0.3	10	No
Serial Port Tx and Rx	TI & RI	0023h	ES (IEN0.4)	IP0H.4, IP0.4	12	No
Brownout Detect	BOF	002Bh	EBO (IEN0.5)	IP0H.5, IP0.5	2	Yes
I <sup>2</sup> C Interrupt	ATN	0033h	EI2 (IEN1.0)	IP1H.0, IP1.0	5	No
KBI Interrupt	KBF	003Bh	EKB (IEN1.1)	IP1H.1, IP1.1	8	Yes
Comparator 2 interrupt	CMF2	0043h	EC2 (IEN1.2)	IP1H.2, IP1.2	11	Yes
Watchdog Timer	WDOVF	0053h	EWD (IEN0.6)	IP0H.6, IP0.6	3	Yes
A/D Converter	ADCI	005Bh	EAD (IEN1.4)	IP1H.4, IP1.4	6	Yes
Comparator 1 interrupt	CMF1	0063h	EC1 (IEN1.5)	IP1H.5, IP1.5	9	Yes
Timer 1 interrupt	—	0073h	ETI (IEN 1.7)	IP1H.7, IP1.7	13 (lowest)	No

# Low power, low price, low pin count (20 pin) microcontroller with 4 kB OTP 8-bit A/D, Pulse Width Modulator

## P87LPC768




Figure 21. Block Diagram of Oscillator Control

### CPU Clock Modification: CLKR and DIVM

For backward compatibility, the CLKR configuration bit allows setting the P87LPC768 instruction and peripheral timing to match standard 80C51 timing by dividing the CPU clock by two. Default timing for the P87LPC768 is 6 CPU clocks per machine cycle while standard 80C51 timing is 12 clocks per machine cycle. This division also applies to peripheral timing, allowing 80C51 code that is oscillator frequency and/or timer rate dependent. The CLKR bit is located in the EPROM configuration register UCFG1, described under EPROM Characteristics.

In addition to this, the CPU clock may be divided down from the oscillator rate by a programmable divider, under program control. This function is controlled by the DIVM register. If the DIVM register is set to zero (the default value), the CPU will be clocked by either the unmodified oscillator rate, or that rate divided by two, as determined by the previously described CLKR function.

When the DIVM register is set to some value N (between 1 and 255), the CPU clock is divided by  $2 * (N + 1)$ . Clock division values from 4 through 512 are thus possible. This feature makes it possible to temporarily run the CPU at a lower rate, reducing power consumption, in a manner similar to Idle mode. By dividing the clock, the CPU can retain the ability to respond to events other than those that can cause interrupts (i.e. events that allow exiting the Idle mode) by executing its normal program at a lower rate. This can allow bypassing the oscillator startup time in cases where Power Down mode would otherwise be used. The value of DIVM may be changed by the program at any time without interrupting code execution.

### Power Monitoring Functions

The P87LPC768 incorporates power monitoring functions designed to prevent incorrect operation during initial power up and power loss or reduction during operation. This is accomplished with two hardware functions: Power-On Detect and Brownout Detect.

#### Brownout Detection

The Brownout Detect function allows preventing the processor from failing in an unpredictable manner if the power supply voltage drops below a certain level. The default operation is for a brownout detection to cause a processor reset, however it may alternatively be configured to generate an interrupt by setting the BOI bit in the AUXR1 register (AUXR1.5).

The P87LPC768 allows selection of two Brownout levels: 2.5 V or 3.8 V. When  $V_{DD}$  drops below the selected voltage, the brownout detector triggers and remains active until  $V_{DD}$  returns to a level above the Brownout Detect voltage. When Brownout Detect causes a processor reset, that reset remains active as long as  $V_{DD}$  remains below the Brownout Detect voltage. When Brownout Detect generates an interrupt, that interrupt occurs once as  $V_{DD}$  crosses from above to below the Brownout Detect voltage. For the interrupt to be processed, the interrupt system and the BOI interrupt must both be enabled (via the EA and EBO bits in IEN0).

When Brownout Detect is activated, the BOF flag in the PCON register is set so that the cause of processor reset may be determined by software. This flag will remain set until cleared by software.



## Low power, low price, low pin count (20 pin) microcontroller with 4 kB OTP 8-bit A/D, Pulse Width Modulator

# P87LPC768

### Timer/Counters


The P87LPC768 has two general purpose counter/timers which are upward compatible with the standard 80C51 Timer 0 and Timer 1. Both can be configured to operate either as timers or event counters (see Figure 25). An option to automatically toggle the T0 and/or T1 pins upon timer overflow has been added.

In the "Timer" function, the register is incremented every machine cycle. Thus, one can think of it as counting machine cycles. Since a machine cycle consists of 6 CPU clock periods, the count rate is 1/6 of the CPU clock frequency. Refer to the section Enhanced CPU for a description of the CPU clock.

In the "Counter" function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled once during every

machine cycle. When the samples of the pin state show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during the cycle following the one in which the transition was detected. Since it takes 2 machine cycles (12 CPU clocks) to recognize a 1-to-0 transition, the maximum count rate is 1/6 of the CPU clock frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full machine cycle.

The "Timer" or "Counter" function is selected by control bits C/T in the Special Function Register TMOD. In addition to the "Timer" or "Counter" selection, Timer 0 and Timer 1 have four operating modes, which are selected by bit-pairs (M1, M0) in TMOD. Modes 0, 1, and 2 are the same for both Timers/Counters. Mode 3 is different. The four operating modes are described in the following text.



**Figure 25. Timer/Counter Mode Control Register (TMOD)**

Low power, low price, low pin count (20 pin) microcontroller  
with 4 kB OTP 8-bit A/D, Pulse Width Modulator

P87LPC768

Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. Figure 27 shows Mode 0 operation.

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TF<sub>n</sub>. The count input is enabled to the Timer when TR<sub>n</sub> = 1 and either GATE = 0 or  $\overline{\text{INTn}} = 1$ . (Setting GATE = 1 allows the Timer to be controlled by external input  $\overline{\text{INTn}}$ , to facilitate pulse width

measurements). TR<sub>n</sub> is a control bit in the Special Function Register TCON (Figure 26). The GATE bit is in the TMOD register.

The 13-bit register consists of all 8 bits of TH<sub>n</sub> and the lower 5 bits of TL<sub>n</sub>. The upper 3 bits of TL<sub>n</sub> are indeterminate and should be ignored. Setting the run flag (TR<sub>n</sub>) does not clear the registers.

Mode 0 operation is the same for Timer 0 and Timer 1. See Figure 27. There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).




Figure 26. Timer/Counter Control Register (TCON)




Figure 27. Timer/Counter 0 or 1 in Mode 0 (13-Bit Counter)

# Low power, low price, low pin count (20 pin) microcontroller with 4 kB OTP 8-bit A/D, Pulse Width Modulator

# P87LPC768




Figure 30. Timer/Counter 0 Mode 3 (Two 8-Bit Counters)

## Timer Overflow Toggle Output

Timers 0 and 1 can be configured to automatically toggle a port output whenever a timer overflow occurs. The same device pins that are used for the T0 and T1 count inputs are also used for the timer toggle outputs. This function is enabled by control bits T0OE and T1OE in the P2M1 register, and apply to Timer 0 and Timer 1 respectively. The port outputs will be a logic 1 prior to the first timer overflow when this mode is turned on.

## UART

The P87LPC768 includes an enhanced 80C51 UART. The baud rate source for the UART is timer 1 for modes 1 and 3, while the rate is fixed in modes 0 and 2. Because CPU clocking is different on the P87LPC768 than on the standard 80C51, baud rate calculation is somewhat different. Enhancements over the standard 80C51 UART include Framing Error detection and automatic address recognition.

The serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the SBUF register. However, if the first byte still hasn't been read by the time reception of the second byte is complete, the first byte will be lost. The serial port receive and transmit registers are both accessed through Special Function Register SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register.

The serial port can be operated in 4 modes:

### Mode 0

Serial data enters and exits through Rx/D. Tx/D outputs the shift clock. 8 bits are transmitted or received, LSB first. The baud rate is fixed at 1/6 of the CPU clock frequency.

### Mode 1

10 bits are transmitted (through Tx/D) or received (through Rx/D): a start bit (logical 0), 8 data bits (LSB first), and a stop bit (logical 1). When data is received, the stop bit is stored in RB8 in Special Function Register SCON. The baud rate is variable and is determined by the Timer 1 overflow rate.

### Mode 2

11 bits are transmitted (through Tx/D) or received (through Rx/D): start bit (logical 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logical 1). When data is transmitted, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. When data is received, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/16 or 1/32 of the CPU clock frequency, as determined by the SMOD1 bit in PCON.


### Mode 3

11 bits are transmitted (through Tx/D) or received (through Rx/D): a start bit (logical 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logical 1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable and is determined by the Timer 1 overflow rate.

In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

Low power, low price, low pin count (20 pin) microcontroller  
with 4 kB OTP 8-bit A/D, Pulse Width Modulator

P87LPC768



SU01179

Figure 33. Serial Port Mode 1

Low power, low price, low pin count (20 pin) microcontroller  
with 4 kB OTP 8-bit A/D, Pulse Width Modulator

P87LPC768




Figure 35. Serial Port Mode 3

## Low power, low price, low pin count (20 pin) microcontroller with 4 kB OTP 8-bit A/D, Pulse Width Modulator

# P87LPC768

### Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0    SADDR = 1100 0000  
            SADEN = 1111 1101  
            Given = 1100 00X0

Slave 1    SADDR = 1100 0000  
            SADEN = 1111 1110  
            Given = 1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0    SADDR = 1100 0000  
            SADEN = 1111 1001  
            Given = 1100 0XX0

Slave 1    SADDR = 1110 0000  
            SADEN = 1111 1010  
            Given = 1110 0X0X

Slave 2    SADDR = 1110 0000  
            SADEN = 1111 1100  
            Given = 1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2. The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are treated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address

will be FF hexadecimal. Upon reset SADDR and SADEN are loaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard UART drivers which do not make use of this feature.

### Watchdog Timer

When enabled via the WDTE configuration bit, the watchdog timer is operated from an independent, fully on-chip oscillator in order to provide the greatest possible dependability. When the watchdog feature is enabled, the timer must be fed regularly by software in order to prevent it from resetting the CPU, and it cannot be turned off. When disabled as a watchdog timer (via the WDTE bit in the UCFG1 configuration register), it may be used as an interval timer and may generate an interrupt. The watchdog timer is shown in Figure 36.

The watchdog timeout time is selectable from one of eight values, nominal times range from 16 milliseconds to 2.1 seconds. The frequency tolerance of the independent watchdog RC oscillator is  $\pm 37\%$ . The timeout selections and other control bits are shown in Figure 37. When the watchdog function is enabled, the WDCON register may be written once during chip initialization in order to set the watchdog timeout time. The recommended method of initializing the WDCON register is to first feed the watchdog, then write to WDCON to configure the WDS2-0 bits. Using this method, the watchdog initialization may be done any time within 10 milliseconds after startup without a watchdog overflow occurring before the initialization can be completed.

Since the watchdog timer oscillator is fully on-chip and independent of any external oscillator circuit used by the CPU, it intrinsically serves as an oscillator fail detection function. If the watchdog feature is enabled and the CPU oscillator fails for any reason, the watchdog timer will time out and reset the CPU.

When the watchdog function is enabled, the timer is deactivated temporarily when a chip reset occurs from another source, such as a power on reset, brownout reset, or external reset.

### Watchdog Feed Sequence

If the watchdog timer is running, it must be fed before it times out in order to prevent a chip reset from occurring. The watchdog feed sequence consists of first writing the value 1Eh, then the value E1h to the WDRST register. An example of a watchdog feed sequence is shown below.

```
WDFFeed:
    mov  WDRST,#1eh    ; First part of watchdog feed sequence.
    mov  WDRST,#0e1h   ; Second part of watchdog feed sequence.
```

The two writes to WDRST do not have to occur in consecutive instructions. An incorrect watchdog feed sequence does not cause any immediate response from the watchdog timer, which will still time out at the originally scheduled time if a correct feed sequence does not occur prior to that time.

After a chip reset, the user program has a limited time in which to either feed the watchdog timer or change the timeout period. When a low CPU clock frequency is used in the application, the number of instructions that can be executed before the watchdog overflows may be quite small.

### Watchdog Reset

If a watchdog reset occurs, the internal reset is active for approximately one microsecond. If the CPU clock was still running, code execution will begin immediately after that. If the processor was in Power Down mode, the watchdog reset will start the oscillator and code execution will resume after the oscillator is stable.

Low power, low price, low pin count (20 pin) microcontroller  
with 4 kB OTP 8-bit A/D, Pulse Width Modulator

P87LPC768




Figure 36. Block Diagram of the Watchdog Timer

WDCON

Address: A7h

Reset Value: • 30h for a watchdog reset.

Not Bit Addressable

• 10h for other rest sources if the watchdog is enabled via the WDTE configuration bit.

• 00h for other reset sources if the watchdog is disabled via the WDTE configuration bit.

7	6	5	4	3	2	1	0
—	—	WDOVF	WDRUN	WDCLK	WDS2	WDS1	WDS0

BIT	SYMBOL	FUNCTION
WDCON.7, 6	—	Reserved for future use. Should not be set to 1 by user programs.
WDCON.5	WDOVF	Watchdog timer overflow flag. Set when a watchdog reset or timer overflow occurs. Cleared when the watchdog is fed.
WDCON.4	WDRUN	Watchdog run control. The watchdog timer is started when WDRUN = 1 and stopped when WDRUN = 0. This bit is forced to 1 (watchdog running) if the WDTE configuration bit = 1.
WDCON.3	WDCLK	Watchdog clock select. The watchdog timer is clocked by CPU clock/6 when WDCLK = 1 and by the watchdog RC oscillator when WDCLK = 0. This bit is forced to 0 (using the watchdog RC oscillator) if the WDTE configuration bit = 1.
WDCON.2-0	WDS2-0	Watchdog rate select.

<u>WDS2-0</u>	<u>Timeout Clocks</u>	<u>Minimum Time</u>	<u>Nominal Time</u>	<u>Maximum Time</u>
0 0 0	8,192	10 ms	16 ms	23 ms
0 0 1	16,384	20 ms	32 ms	45 ms
0 1 0	32,768	41 ms	65 ms	90 ms
0 1 1	65,536	82 ms	131 ms	180 ms
1 0 0	131,072	165 ms	262 ms	360 ms
1 0 1	262,144	330 ms	524 ms	719 ms
1 1 0	524,288	660 ms	1.05 sec	1.44 sec
1 1 1	1,048,576	1.3 sec	2.1 sec	2.9 sec

SU01183

Figure 37. Watchdog Timer Control Register (WDCON)



## Low power, low price, low pin count (20 pin) microcontroller with 4 kB OTP 8-bit A/D, Pulse Width Modulator

# P87LPC768

### Additional Features

The AUXR1 register contains several special purpose control bits that relate to several chip features. AUXR1 is described in Figure 38.

#### Software Reset

The SRST bit in AUXR1 allows software the opportunity to reset the processor completely, as if an external reset or watchdog reset had occurred. If a value is written to AUXR1 that contains a 1 at bit position 3, all SFRs will be initialized and execution will resume at program address 0000. Care should be taken when writing to AUXR1 to avoid accidental software resets.

#### Dual Data Pointers

The dual Data Pointer (DPTR) adds to the ways in which the processor can specify the address used with certain instructions. The DPS bit in the AUXR1 register selects one of the two Data Pointers. The DPTR that is not currently selected is not accessible to software unless the DPS bit is toggled.

Specific instructions affected by the Data Pointer selection are:

- INC DPTR Increments the Data Pointer by 1.
- JMP @A+DPTR Jump indirect relative to DPTR value.

- MOV DPTR, #data16 Load the Data Pointer with a 16-bit constant.
- MOVC A, @A+DPTR Move code byte relative to DPTR to the accumulator.
- MOVX A, @DPTR Move data byte the accumulator to data memory relative to DPTR.
- MOVX @DPTR, A Move data byte from data memory relative to DPTR to the accumulator.

Also, any instruction that reads or manipulates the DPH and DPL registers (the upper and lower bytes of the current DPTR) will be affected by the setting of DPS. The MOVX instructions have limited application for the P87LPC768 since the part does not have an external data bus. However, they may be used to access EPROM configuration information (see EPROM Characteristics section).

Bit 2 of AUXR1 is permanently wired as a logic 0. This is so that the DPS bit may be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1 register, without the possibility of inadvertently altering other bits in the register.

AUXR1

Address: A2h

Reset Value: 00h

Not Bit Addressable

7	6	5	4	3	2	1	0
KBF	BOD	BOI	LPEP	SRST	0	—	DPS

BIT	SYMBOL	FUNCTION
AUXR1.7	KBF	Keyboard Interrupt Flag. Set when any pin of port 0 that is enabled for the Keyboard Interrupt function goes low. Must be cleared by software.
AUXR1.6	BOD	Brown Out Disable. When set, turns off brownout detection and saves power. See Power Monitoring Functions section for details.
AUXR1.5	BOI	Brown Out Interrupt. When set, prevents brownout detection from causing a chip reset and allows the brownout detect function to be used as an interrupt. See the Power Monitoring Functions section for details.
AUXR1.4	LPEP	Low Power EPROM control bit. Allows power savings in low voltage systems. Set by software. Can only be cleared by power-on or brownout reset. See the Power Reduction Modes section for details.
AUXR1.3	SRST	Software Reset. When set by software, resets the P87LPC768 as if a hardware reset occurred.
AUXR1.2	—	This bit contains a hard-wired 0. Allows toggling of the DPS bit by incrementing AUXR1, without interfering with other bits in the register.
AUXR1.1	—	Reserved for future use. Should not be set to 1 by user programs.
AUXR1.0	DPS	Data Pointer Select. Chooses one of two Data Pointers for use by the program. See text for details.

SU01637

SU01637

Figure 38. AUXR1 Register



# Low power, low price, low pin count (20 pin) microcontroller with 4 kB OTP 8-bit A/D, Pulse Width Modulator

# P87LPC768

## DC ELECTRICAL CHARACTERISTICS

$V_{DD} = 2.7 \text{ V}$  to  $6.0 \text{ V}$  unless otherwise specified;  $T_{amb} = 0^\circ\text{C}$  to  $+70^\circ\text{C}$  or  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ , unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP <sup>1,2</sup>	MAX	
$I_{DD}$	Power supply current, operating	5.0 V, 20 MHz <sup>11</sup>		15	25	mA
		3.0 V, 10 MHz <sup>11</sup>		4	7	mA
$I_{ID}$	Power supply current, Idle mode	5.0 V, 20 MHz <sup>11</sup>		6	10	mA
		3.0 V, 10 MHz <sup>11</sup>		2	4	mA
$I_{PD}$	Power supply current, Power Down mode	5.0 V <sup>11</sup>		1	10	$\mu\text{A}$
		3.0 V <sup>11</sup>		1	5	$\mu\text{A}$
$V_{RAM}$	RAM keep-alive voltage		1.5			V
$V_{IL}$	Input low voltage (TTL input)	$4.0 \text{ V} < V_{DD} < 6.0 \text{ V}$	-0.5		$0.2 V_{DD} - 0.1$	V
		$2.7 \text{ V} < V_{DD} < 4.0 \text{ V}$	-0.5		0.7	V
$V_{IL1}$	Negative going threshold (Schmitt input)		$-0.5 V_{DD}$	$0.4 V_{DD}$	$0.3 V_{DD}$	V
$V_{IH}$	Input high voltage (TTL input)		$0.2 V_{DD} + 0.9$		$V_{DD} + 0.5$	V
$V_{IH1}$	Positive going threshold (Schmitt input)		$0.7 V_{DD}$	$0.6 V_{DD}$	$V_{DD} + 0.5$	V
$HYS$	Hysteresis voltage			$0.2 V_{DD}$		V
$V_{OL}$	Output low voltage all ports <sup>5, 9</sup>	$I_{OL} = 3.2 \text{ mA}$ , $V_{DD} = 2.7 \text{ V}$			0.4	V
$V_{OL1}$	Output low voltage all ports <sup>5, 9</sup>	$I_{OL} = 20 \text{ mA}$ , $V_{DD} = 2.7 \text{ V}$			1.0	V
$V_{OH}$	Output high voltage, all ports <sup>3</sup>	$I_{OH} = -20 \mu\text{A}$ , $V_{DD} = 2.7 \text{ V}$	$V_{DD} - 0.7$			V
		$I_{OH} = -30 \mu\text{A}$ , $V_{DD} = 4.5 \text{ V}$	$V_{DD} - 0.7$			V
$V_{OH1}$	Output high voltage, all ports <sup>4</sup>	$I_{OH} = -1.0 \text{ mA}$ , $V_{DD} = 2.7 \text{ V}$	$V_{DD} - 0.7$			V
$C_{IO}$	Input/Output pin capacitance <sup>10</sup>				15	pF
$I_{IL}$	Logical 0 input current, all ports <sup>8</sup>	$V_{IN} = 0.4 \text{ V}$			-50	$\mu\text{A}$
$I_{LI}$	Input leakage current, all ports <sup>7</sup>	$V_{IN} = V_{IL}$ or $V_{IH}$			$\pm 2$	$\mu\text{A}$
$I_{TL}$	Logical 1 to 0 transition current, all ports <sup>3, 6</sup>	$V_{IN} = 1.5 \text{ V}$ at $V_{DD} = 3.0 \text{ V}$	-30		-250	$\mu\text{A}$
		$V_{IN} = 2.0 \text{ V}$ at $V_{DD} = 5.5 \text{ V}$	-150		-650	$\mu\text{A}$
$R_{RST}$	Internal reset pull-up resistor		40		225	k $\Omega$
$V_{BO2.5}$	Brownout trip voltage with BOV = 1 <sup>12</sup>	$T_{amb} = 0^\circ\text{C}$ to $+70^\circ\text{C}$	2.45	2.5	2.65	V
$V_{BO3.8}$	Brownout trip voltage with BOV = 0		3.45	3.8	3.90	V
$V_{REF}$	Bandgap reference voltage		1.11	1.26	1.41	V

### NOTES:

- Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.
- See other Figures for details.
- Ports in quasi-bidirectional mode with weak pull-up (applies to all port pins with pull-ups). Does not apply to open drain pins.
- Ports in PUSH-PULL mode. Does not apply to open drain pins.
- In all output modes except high impedance mode.
- Port pins source a transition current when used in quasi-bidirectional mode and externally driven from 1 to 0. This current is highest when  $V_{IN}$  is approximately 2 V.
- Measured with port in high impedance mode. Parameter is guaranteed but not tested at cold temperature.
- Measured with port in quasi-bidirectional mode.
- Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:
 

Maximum $I_{OL}$ per port pin:	20 mA
Maximum total $I_{OL}$ for all outputs:	80 mA
Maximum total $I_{OH}$ for all outputs:	5 mA

 If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- Pin capacitance is characterized but not tested.
- The  $I_{DD}$ ,  $I_{ID}$ , and  $I_{PD}$  specifications are measured using an external clock with the following functions disabled: comparators, brownout detect, and watchdog timer. For  $V_{DD} = 3 \text{ V}$ , LPEP = 1. Refer to the appropriate figures on the following pages for additional current drawn by each of these functions and detailed graphs for other frequency and voltage combinations.
- Devices initially operating at  $V_{DD} = 2.7 \text{ V}$  or above and at  $f_{OSC} = 10 \text{ MHz}$  or less are guaranteed to continue to execute instructions correctly at the brownout trip point. Initial power-on operation below  $V_{DD} = 2.7 \text{ V}$  is not guaranteed.

## COMPARATOR ELECTRICAL CHARACTERISTICS

$V_{DD} = 3.0 \text{ V}$  to  $6.0 \text{ V}$  unless otherwise specified;  $T_{amb} = 0^\circ\text{C}$  to  $+70^\circ\text{C}$  or  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ , unless otherwise specified

Low power, low price, low pin count (20 pin) microcontroller  
with 4 kB OTP 8-bit A/D, Pulse Width Modulator

P87LPC768




Figure 41. A/D Conversion Characteristics

Low power, low price, low pin count (20 pin) microcontroller  
with 4 kB OTP 8-bit A/D, Pulse Width Modulator

P87LPC768




Figure 42. Shift Register Mode Timing




Figure 43. External Clock Timing




Figure 44. Typical low frequency oscillator  $I_{DD}$  at 25°C  
(See Note 1)





Figure 45. Typical medium frequency oscillator  $I_{DD}$  at 25°C  
(See Note 1)

Low power, low price, low pin count (20 pin) microcontroller  
with 4 kB OTP 8-bit A/D, Pulse Width Modulator

P87LPC768

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



---

Low power, low price, low pin count (20 pin) microcontroller  
with 4 kB OTP 8-bit A/D, Pulse Width Modulator

---

P87LPC768

#### REVISION HISTORY

Date	CPCN	Description
2002 Mar 12	9397 750 09558	– Added revision history – Updated Reset section
2001 Aug 06	9397 750 08661	Previous release