



Welcome to **E-XFL.COM** 

**Understanding Embedded - CPLDs (Complex Programmable Logic Devices)** 

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.


#### **Applications of Embedded - CPLDs**

Details	
Product Status	Obsolete
Programmable Type	In System Programmable (min 10K program/erase cycles)
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	128
Number of Gates	-
Number of I/O	80
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atf1508asv-15qc100

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Block Diagram**







#### **Description**

The ATF1508ASV(L) is a high-performance, high-density complex programmable logic device (CPLD) that utilizes Atmel's proven electrically-erasable technology. With 128 logic macrocells and up to 100 inputs, it easily integrates logic from several TTL, SSI, MSI, LSI and classic PLDs. The ATF1508ASV(L)'s enhanced routing switch matrices increase usable gate count and increase odds of successful pin-locked design modifications.

The ATF1508ASV(L) has up to 96 bi-directional I/O pins and four dedicated input pins, depending on the type of device package selected. Each dedicated pin can also serve as a global control signal, register clock, register reset or output enable. Each of these control signals can be selected for use individually within each macrocell.

Each of the 128 macrocells generates a buried feedback that goes to the global bus. Each input and I/O pin also feeds into the global bus. The switch matrix in each logic block then selects 40 individual signals from the global bus. Each macrocell also generates a foldback logic term that goes to a regional bus. Cascade logic between macrocells in the ATF1508ASV(L) allows fast, efficient generation of complex logic functions. The ATF1508ASV(L) contains eight such logic chains, each capable of creating sum term logic with a fan-in of up to 40 product terms.

The ATF1508ASV(L) macrocell, shown in Figure 1, is flexible enough to support highly-complex logic functions operating at high-speed. The macrocell consists of five sections: product terms and product term select multiplexer, OR/XOR/CASCADE logic, a flip-flop, output select and enable, and logic array inputs.

Unused macrocells are automatically disabled by the compiler to decrease power consumption. A security fuse, when programmed, protects the contents of the ATF1508ASV(L). Two bytes (16 bits) of User Signature are accessible to the user for purposes such as storing project name, part number, revision or date. The User Signature is accessible regardless of the state of the security fuse.

The ATF1508ASV(L) device is an in-system programmable (ISP) device. It uses the industry-standard 4-pin JTAG interface (IEEE Std. 1149.1), and is fully-compliant with JTAG's Boundary-scan Description Language (BSDL). ISP allows the device to be programmed without removing it from the printed circuit board. In addition to simplifying the manufacturing flow, ISP also allows design modifications to be made in the field via software.

# Product Terms and Select Mux

Each ATF1508ASV(L) macrocell has five product terms. Each product term receives as its inputs all signals from both the global bus and regional bus.

The product term select multiplexer (PTMUX) allocates the five product terms as needed to the macrocell logic gates and control signals. The PTMUX programming is determined by the design compiler, which selects the optimum macrocell configuration.

#### OR/XOR/CASCADE Logic

The ATF1508ASV(L)'s logic structure is designed to efficiently support all types of logic. Within a single macrocell, all the product terms can be routed to the OR gate, creating a 5-input AND/OR sum term. With the addition of the CASIN from neighboring macrocells, this can be expanded to as many as 40 product terms with little additional delay.


The macrocell's XOR gate allows efficient implementation of compare and arithmetic functions. One input to the XOR comes from the OR sum term. The other XOR input can be a product term or a fixed high- or low-level. For combinatorial outputs, the fixed level input allows polarity selection. For registered functions, the fixed levels allow DeMorgan minimization of product terms. The XOR gate is also used to emulate T- and JK-type flip-flops.

#### Flip-flop

The ATF1508ASV(L)'s flip-flop has very flexible data and control functions. The data input can come from either the XOR gate, from a separate product term or directly from the I/O pin. Selecting the separate product term allows creation of a buried registered feedback within a combinatorial output macrocell. (This feature is automatically implemented by the fitter software). In addition to D, T, JK and SR operation, the flip-flop can also be configured as a flow-through latch. In this mode, data passes through when the clock is high and is latched when the clock is low.

The clock itself can either be the Global CLK Signal (GCK) or an individual product term. The flip-flop changes state on the clock's rising edge. When the GCK signal is used as the clock, one of the macrocell product terms can be selected as a clock enable. When the clock enable function is active and the enable signal (product term) is low, all clock edges are ignored. The flip-flop's asynchronous reset signal (AR) can be either the Global Clear (GCLEAR), a product term, or always off. AR can also be a logic OR of GCLEAR with a product term. The asynchronous preset (AP) can be a product term or always off.

Figure 1. ATF1508ASV(L) Macrocell







#### Extra Feedback

The ATF15xxSE Family macrocell output can be selected as registered or combinatorial. The extra buried feedback signal can be either combinatorial or a registered signal regardless of whether the output is combinatorial or registered. (This enhancement function is automatically implemented by the fitter software.) Feedback of a buried combinatorial output allows the creation of a second latch within a macrocell.

#### I/O Control

The output enable multiplexer (MOE) controls the output enable signal. Each I/O can be individually configured as an input, output or for bi-directional operation. The output enable for each macrocell can be selected from the true or compliment of the two output enable pins, a subset of the I/O pins, or a subset of the I/O macrocells. This selection is automatically done by the fitter software when the I/O is configured as an input, all macrocell resources are still available, including the buried feedback, expander and cascade logic.

#### Global Bus/Switch Matrix

The global bus contains all input and I/O pin signals as well as the buried feedback signal from all 128 macrocells. The switch matrix in each logic block receives as its inputs all signals from the global bus. Under software control, up to 40 of these signals can be selected as inputs to the logic block.

#### Foldback Bus

Each macrocell also generates a foldback product term. This signal goes to the regional bus and is available to 16 macrocells. The foldback is an inverse polarity of one of the macrocell's product terms. The 16 foldback terms in each region allow generation of high fan-in sum terms (up to 21 product terms) with little additional delay.


#### **Open-collector Output Option**

This option enables the device output to provide control signals such as an interrupt that can be asserted by any of the several devices.

# Programmable Pinkeeper Option for Inputs and I/Os

The ATF1508ASV(L) offers the option of programming all input and I/O pins so that "pinkeeper" circuits can be utilized. When any pin is driven high or low and then subsequently left floating, it will stay at that previous high- or low-level. This circuitry prevents unused input and I/O lines from floating to intermediate voltage levels, which causes unnecessary power consumption and system noise. The keeper circuits eliminate the need for external pull-up resistors and eliminate their DC power consumption.

#### **Input Diagram**




# Speed/Power Management

The ATF1508ASV(L) has several built-in speed and power management features. The ATF1508ASV(L) contains circuitry that automatically puts the device into a low-power standby mode when no logic transitions are occurring. This not only reduces power consumption during inactive periods, but also provides proportional power-savings for most applications running at system speeds below 5 MHz.

To further reduce power, each ATF1508ASV(L) macrocell has a reduced-power bit feature. This feature allows individual macrocells to be configured for maximum power-savings. This feature may be selected as a design option.

## I/O Diagram





#### **Programming**

ATF1508ASV(L) devices are in-system programmable (ISP) devices utilizing the 4-pin JTAG protocol. This capability eliminates package handling normally required for programming and facilitates rapid design iterations and field changes.

Atmel provides ISP hardware and software to allow programming of the ATF1508ASV(L) via the PC. ISP is performed by using either a download cable, a comparable board tester or a simple microprocessor interface.

To allow ISP programming support by the Automated Test Equipment (ATE) vendors, Serial Vector Format (SVF) files can be created by the Atmel ISP software. Conversion to other ATE tester format beside SVF is also possible

ATF1508ASV(L) devices can also be programmed using standard third-party programmers. With third-party programmer, the JTAG ISP port can be disabled thereby allowing four additional I/O pins to be used for logic.

Contact your local Atmel representatives or Atmel PLD applications for details.

# ISP Programming Protection

The ATF1508ASV(L) has a special feature that locks the device and prevents the inputs and I/O from driving if the programming process is interrupted for any reason. The inputs and I/O default to high-Z state during such a condition. In addition the pin-keeper option preserves the former state during device programming.

All ATF1508ASV(L) devices are initially shipped in the erased state thereby making them ready to use for ISP.

Note: For more information refer to the "Designing for In-System Programmability with Atmel CPLDs" application note.





# **DC and AC Operating Conditions**

	Commercial	Industrial
Operating Temperature (Ambient)	0°C - 70°C	-40°C - 85°C
V <sub>CC</sub> (3.3V) Power Supply	3.0V - 3.6V	3.0V - 3.6V

#### **DC Characteristics**

Symbol	Parameter	Condition			Min	Тур	Max	Units
I <sub>IL</sub>	Input or I/O Low Leakage Current	$V_{IN} = V_{CC}$			-2	-10	μΑ	
I <sub>IH</sub>	Input or I/O High Leakage Current					2	10	μΑ
I <sub>OZ</sub>	Tri-State Output Off-State Current	$V_{O} = V_{CC}$ or $G$	AND		-40		40	μΑ
			Otal Manda	Com.		115		mA
	Power Supply	V <sub>CC</sub> = Max	Std Mode	Ind.		135		mA
I <sub>CC1</sub>	Current, Standby	$V_{IN} = 0, V_{CC}$	"! " NA! -	Com.		5		μΑ
			"L" Mode	Ind.		5		μΑ
I <sub>CC2</sub>	Power Supply Current, Power-down Mode	$V_{CC} = Max$ $V_{IN} = 0, V_{CC}$ "PD" Mode			0.1	5	mA	
. (2)	Reduced-power Mode	V <sub>CC</sub> = Max	0:114	Com.		60		mA
I <sub>CC3</sub> <sup>(2)</sup>	Supply Current, Standby	$V_{IN} = 0, V_{CC}$	Std Mode	Ind.		80		mA
V <sub>IL</sub>	Input Low Voltage				-0.3		0.8	V
V <sub>IH</sub>	Input High Voltage				1.7		V <sub>CCIO</sub> + 0.3	V
	Outside the second	$V_{IN} = V_{IH}$ or $V_{IL}$		Com.			0.45	V
.,	Output Low Voltage (TTL)	$V_{CC} = Min, I_{Ol}$		Ind.			0.45	V
$V_{OL}$		V <sub>IN</sub> = V <sub>IH</sub> or V		Com.			0.2	V
	Output Low Voltage (CMOS)	$V_{CC}^{IN} = Min, I_{OI}$		Ind.			0.2	V
.,	Output High Voltage - 3.3V (TTL)	$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{CC} = Min$ , $I_{OH} = -2.0$ mA		1	2.4			٧
V <sub>OH</sub>	Output High Voltage - 3.3V (CMOS)		$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{CCIO} = Min$ , $I_{OH} = -0.1$ mA		V <sub>CCIO</sub> - 0.2			٧

Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

# **Pin Capacitance**

	Тур	Max	Units	Conditions
C <sub>IN</sub>		8	pF	V <sub>IN</sub> = 0V; f = 1.0 MHz
C <sub>I/O</sub>		8	pF	V <sub>OUT</sub> = 0V; f = 1.0 MHz

Note: Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. The OGI pin (high-voltage pin during programming) has a maximum capacitance of 12 pF.

<sup>2.</sup>  $I_{CC3}$  refers to the current in the reduced-power mode when macrocell reduced-power is turned ON.



# **AC Characteristics**<sup>(1)</sup>

		-	15	-20		
Symbol	Parameter	Min	Max	Min	Max	Units
t <sub>PD1</sub>	Input or Feedback to Non-registered Output	3	15		20	ns
t <sub>PD2</sub>	I/O Input or Feedback to Non-registered Feedback	3	12		16	ns
t <sub>SU</sub>	Global Clock Setup Time	11		13.5		ns
t <sub>H</sub>	Global Clock Hold Time	0		0		ns
t <sub>FSU</sub>	Global Clock Setup Time of Fast Input	3		3		ns
t <sub>FH</sub>	Global Clock Hold Time of Fast Input	1.0		2.0		MHz
t <sub>COP</sub>	Global Clock to Output Delay		9		12	ns
t <sub>CH</sub>	Global Clock High Time	5		6		ns
t <sub>CL</sub>	Global Clock Low Time	5		6		ns
t <sub>ASU</sub>	Array Clock Setup Time	5		7		ns
t <sub>AH</sub>	Array Clock Hold Time	4		4		ns
t <sub>ACOP</sub>	Array Clock Output Delay		15		18.5	ns
t <sub>ACH</sub>	Array Clock High Time	6		8		ns
t <sub>ACL</sub>	Array Clock Low Time	6		8		ns
t <sub>CNT</sub>	Minimum Clock Global Period		13		17	ns
f <sub>CNT</sub>	Maximum Internal Global Clock Frequency	76.9		66		MHz
t <sub>ACNT</sub>	Minimum Array Clock Period		13		17	ns
f <sub>ACNT</sub>	Maximum Internal Array Clock Frequency	76.9		58.8		MHz
f <sub>MAX</sub>	Maximum Clock Frequency	100		83.3		MHz
t <sub>IN</sub>	Input Pad and Buffer Delay		2		2.5	ns
t <sub>IO</sub>	I/O Input Pad and Buffer Delay		2		2.5	ns
t <sub>FIN</sub>	Fast Input Delay		2		2	ns
t <sub>SEXP</sub>	Foldback Term Delay		8		10	ns
t <sub>PEXP</sub>	Cascade Logic Delay		1		1	ns
t <sub>LAD</sub>	Logic Array Delay		6		8	ns
t <sub>LAC</sub>	Logic Control Delay		3.5		4.5	ns
t <sub>IOE</sub>	Internal Output Enable Delay		3		3	ns
t <sub>OD1</sub>	Output Buffer and Pad Delay (Slow slew rate = OFF; $V_{CCIO} = 5V$ ; $C_L = 35 pF$ )		3		4	ns
t <sub>OD2</sub>	Output Buffer and Pad Delay (Slow slew rate = OFF; $V_{CCIO} = 3.3V$ ; $C_L = 35 \text{ pF}$ )		3		4	ns
t <sub>OD3</sub>	Output Buffer and Pad Delay (Slow slew rate = ON; $V_{CCIO}$ = 5V or 3.3V; $C_L$ = 35 pF)		5		6	ns
t <sub>ZX1</sub>	Output Buffer Enable Delay (Slow slew rate = OFF; V <sub>CCIO</sub> = 5.0V; C <sub>L</sub> = 35 pF)		7		9	


# **AC** Characteristics<sup>(1)</sup> (Continued)

		-	15	-2	20	
Symbol	Parameter	Min	Max	Min	Max	Units
t <sub>ZX2</sub>	Output Buffer Enable Delay (Slow slew rate = OFF; $V_{CCIO} = 3.3V$ ; $C_L = 35 pF$ )		7		9	ns
t <sub>ZX3</sub>	Output Buffer Enable Delay (Slow slew rate = ON; $V_{CCIO}$ = 5.0V/3.3V; $C_L$ = 35 pF)		10		11	ns
t <sub>XZ</sub>	Output Buffer Disable Delay (C <sub>L</sub> = 5 pF)		6		7	ns
t <sub>SU</sub>	Register Setup Time	5		6		ns
t <sub>H</sub>	Register Hold Time	4		5		ns
t <sub>FSU</sub>	Register Setup Time of Fast Input	2		2		ns
t <sub>FH</sub>	Register Hold Time of Fast Input	2		2		ns
t <sub>RD</sub>	Register Delay		2		2.5	ns
t <sub>COMB</sub>	Combinatorial Delay		2		3	ns
t <sub>IC</sub>	Array Clock Delay		6		7	ns
t <sub>EN</sub>	Register Enable Time		6		7	ns
t <sub>GLOB</sub>	Global Control Delay		2		3	ns
t <sub>PRE</sub>	Register Preset Time		4		5	ns
t <sub>CLR</sub>	Register Clear Time		4		5	ns
t <sub>UIM</sub>	Switch Matrix Delay		2		2.5	ns
t <sub>RPA</sub>	Reduced-Power Adder <sup>(2)</sup>		10		13	ns

Notes: 1. See ordering information for valid part numbers.

2. The  $t_{RPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{TIC}$ ,  $t_{ACL}$ , and  $t_{SEXP}$  parameters for macrocells running in the reduced-power mode.

# **Input Test Waveforms and Measurement Levels**



 $t_R$ ,  $t_F = 1.5$  ns typical



## **Output AC Test Loads**

$$R1 = 703\Omega$$
OUTPUT
PIN

 $R2 = 8060\Omega$ 
CL = 35 pF

#### **Power-down Mode**

The ATF1508ASV(L) includes two pins for optional pin-controlled power-down feature. When this mode is enabled, the PD pin acts as the power-down pin. When the PD1 and PD2 pin is high, the device supply current is reduced to less than 5 mA. During power-down, all output data and internal logic states are latched and held. Therefore, all registered and combinatorial output data remain valid. Any outputs that were in a high-Z state at the onset will remain at high-Z. During power-down, all input signals except the power-down pin are blocked. Input and I/O hold latches remain active to ensure that pins do not float to indeterminate levels, further reducing system power. The power-down pin feature is enabled in the logic design file. Designs using either power-down pin may not use the PD pin logic array input. However, buried logic resources in this macrocell may still be used.

#### Power Down AC Characteristics<sup>(1)(2)</sup>

			15	-2	20	
Symbol	Parameter	Min	Max	Min	Max	Units
t <sub>IVDH</sub>	Valid I, I/O before PD High	15		20		ns
t <sub>GVDH</sub>	Valid OE <sup>(2)</sup> before PD High	15		20		ns
t <sub>CVDH</sub>	Valid Clock <sup>(2)</sup> before PD High	15		20		ns
t <sub>DHIX</sub>	I, I/O Don't Care after PD High		25		30	ns
t <sub>DHGX</sub>	OE <sup>(2)</sup> Don't Care after PD High		25		30	ns
t <sub>DHCX</sub>	Clock <sup>(2)</sup> Don't Care after PD High		25		30	ns
t <sub>DLIV</sub>	PD Low to Valid I, I/O		1		1	μs
t <sub>DLGV</sub>	PD Low to Valid OE (Pin or Term)		1		1	μs
t <sub>DLCV</sub>	PD Low to Valid Clock (Pin or Term)		1		1	μs
t <sub>DLOV</sub>	PD Low to Valid Output		1		1	μs

Notes: 1. For slow slew outputs, add  $t_{\text{SSO}}$ .

2. Pin or product term.

#### **JTAG-BST Overview**


The JTAG-BST (JTAG boundary-scan testing) is controlled by the Test Access Port (TAP) controller in the ATF1508ASV(L). The boundary-scan technique involves the inclusion of a shift-register stage (contained in a boundary-scan cell) adjacent to each component so that signals at component boundaries can be controlled and observed using scan testing principles. Each input pin and I/O pin has its own Boundary-scan Cell (BSC) in order to support boundary-scan testing. The ATF1508ASV(L) does not currently include a Test Reset (TRST) input pin because the TAP controller is automatically reset at power-up. The six JTAG-BST modes supported include: SAMPLE/PRELOAD, EXTEST, BYPASS and IDCODE. BST on the ATF1508ASV(L) is implemented using the Boundary-scan Definition Language (BSDL) described in the JTAG specification (IEEE Standard 1149.1). Any third-party tool that supports the BSDL format can be used to perform BST on the ATF1508ASV(L).

The ATF1508ASV(L) also has the option of using four JTAG-standard I/O pins for insystem programming (ISP). The ATF1508ASV(L) is programmable through the four JTAG pins using programming-compatible with the IEEE JTAG Standard 1149.1. Programming is performed by using 5V TTL-level programming signals from the JTAG ISP interface. The JTAG feature is a programmable option. If JTAG (BST or ISP) is not needed, then the four JTAG control pins are available as I/O pins.

# JTAG Boundary-scan Cell (BSC) Testing

The ATF1508ASV(L) contains up to 96 I/O pins and four input pins, depending on the device type and package type selected. Each input pin and I/O pin has its own boundary-scan cell (BSC) in order to support boundary-scan testing as described in detail by IEEE Standard 1149.1. A typical BSC consists of three capture registers or scan registers and up to two update registers. There are two types of BSCs, one for input or I/O pin, and one for the macrocells. The BSCs in the device are chained together through the (BST) capture registers. Input to the capture register chain is fed in from the TDI pin while the output is directed to the TDO pin. Capture registers are used to capture active device data signals, to shift data in and out of the device and to load data into the update registers. Control signals are generated internally by the JTAG TAP controller. The BSC configuration for the input and I/O pins and macrocells are shown below.

# **BSC Configuration Pins and Macrocells (Except JTAG TAP Pins)**



Note: The ATF1508ASV(L) has pull-up option on TMS and TDI pins. This feature is selected as a design option.







# Boundary-scan Definition Language (BSDL) Models for the ATF1508

These are now available in all package types via the Atmel web site. These models can be used for Boundary-scan Test Operation in the ATF1508ASV(L) and have been scheduled to conform to the IEEE 1149.1 standard.

## **BSC Configuration for Macrocell**





# ATF1508ASV(L) Dedicated Pinouts

Dedicated Pin	84-lead J-lead	100-lead PQFP	100-lead TQFP	160-lead PQFP
INPUT/OE2/GCLK2	2	92	90	142
INPUT/GCLR	1	91	89	141
INPUT/OE1	84	90	88	140
INPUT/GCLK1	83	89	87	139
I/O/GCLK3	81	87	85	137
I/O/PD (1, 2)	12,45	3,43	1,41	63,159
I/O/TDI(JTAG)	14	6	4	9
I/O/TMS(JTAG)	23	17	15	22
I/O/TCK(JTAG)	62	64	62	99
I/O/TDO(JTAG)	71	75	73	112
GND	7,19,32,42, 47,59,72,82	13,28,40,45, 61,76,88,97	11,26,38,43, 59,74,86,95	17,42,60,66,95, 113,138,148
VCC	3,13,26,38, 43,53,66,78	5,20,36,41, 53,68,84,93	3,18,34,39, 51,66,82,91	8,26,55,61,79,104,133,143
N/C	-	-	-	1,2,3,4,5,6,7,34,35,36, 37,38,39,40,44,45,46, 47,74,75,76,77,81,82, 83,84,85,86,87,114, 115,116,117,118,119, 120,124,125,126,127, 154,155,156,157
# of SIGNAL PINS	68	84	84	100
# USER I/O PINS	64	80	80	96

OE (1, 2) Global OE pins
GCLR Global Clear pin
GCLK (1, 2, 3) Global Clock pins
PD (1, 2) Power-down pins


TDI, TMS, TCK, TDO JTAG pins used for boundary-scan testing or in-system programming


GND Ground pins


VCC VCC pins for the device











3.25


SUPPLY VOLTAGE (V)


3.75

4.00


2.50


2.75








# SUPPLY CURRENT VS. SUPPLY VOLTAGE LOW POWER ("L") MODE



















## **Ordering Information**

#### ATF1508ASV(L) Standard Package Options

t <sub>PD</sub> (ns)	t <sub>CO1</sub> (ns)	f <sub>MAX</sub> (MHz)	Ordering Code	Package	Operation Range
			ATF1508ASV-15 JC84	84J	
	8	100	ATF1508ASV-15 QC100	100Q1	Commercial
	0	100	ATF1508ASV-15 AC100	100A	(0°C to 70°C)
15			ATF1508ASV-15 QC160	160Q	
			ATF1508ASV-15 JI84	84J	
	8	100	ATF1508ASV-15 QI100	100Q1	Industrial
	8	100	ATF1508ASV-15 AI100	100A	(-40°C to +85°C)
			ATF1508ASV-15 QI160	160Q	
			ATF1508ASVL-20 JC84	84J	
	12	83.3	ATF1508ASVL-20 QC100	100Q1	Commercial
	12	03.3	ATF1508ASVL-20 AC100	100A	(0°C to 70°C)
20			ATF1508ASVL-20 QC160	160Q	
20			ATF1508ASVL-20 JI84	84J	
	12	83.3	ATF1508ASVL-20 QI100	100Q1	Industrial
	12	03.3	ATF1508ASVL-20 AI100	100A	(-40°C to +85°C)
			ATF1508ASVL-20 QI160	160Q	

Note: 1. The last time buy is Sept. 30, 2005 for shaded parts.

#### **Using "C" Product for Industrial**

There is very little risk in using "C" devices for industrial applications because the  $V_{CC}$  conditions for 3.3V products are the same for commercial and industrial (there is only 15°C difference at the high end of the temperature range). To use commercial product for industrial temperature ranges, de-rate  $I_{CC}$  by 15%.


#### ATF1508ASV(L) Green Package Options (Pb/Halide-free/RoHS Compliant)

t <sub>PD</sub> (ns)	t <sub>co1</sub> (ns)	f <sub>MAX</sub> (MHz)	Ordering Code	Package	Operation Range
15	8	100	ATF1508ASV-15 JU84 ATF1508ASV-15 AU100	84J 100A	Industrial (-40°C to +85°C)
20	12	83.3	ATF1508ASVL-20 JU84 ATF1508ASVL-20 AU100	84J 100A	Industrial (-40°C to +85°C)

Package Type			
84J	84-lead, Plastic J-leaded Chip Carrier (PLCC)		
100Q1	100-lead, Plastic Quad Pin Flat Package (PQFP)		
100A	100-lead, Very Thin Plastic Gull Wing Quad Flat Package (TQFP)		
160Q	160-lead, Plastic Quad Pin Flat Package (PQFP)		

# **Packaging Information**

#### 84J - PLCC



Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AF.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

COMMON	<b>DIMENSIONS</b>
/I Init of NA	

SYMBOL	MIN	NOM	MAX	NOTE
Α	4.191	_	4.572	
A1	2.286	_	3.048	
A2	0.508	_	_	
D	30.099	_	30.353	
D1	29.210	_	29.413	Note 2
Е	30.099	_	30.353	
E1	29.210	_	29.413	Note 2
D2/E2	27.686	_	28.702	
В	0.660	_	0.813	
B1	0.330	_	0.533	
е	1.270 TYP			

10/04/01


TITLE					
<b>84J</b> , 8	4-lead, l	Plastic J-leade	d Chip	Carrier	(PLCC)


DRAWING NO.	REV.	
84J	В	





# 100Q1 - PQFP





#### **COMMON DIMENSIONS**


(Unit of Measure = mm)
JEDEC STANDARD MS-022, GC-1

SYMBOL	MIN	NOM	MAX	NOTE
А	-	3.04	3.4	
A1	0.25	0.33	0.5	
D	23.20 BSC			
Е	17.20 BSC			
E1	14.00 BSC			
В	0.22	_	0.40	
С	0.11	_	0.23	
D1	20 BSC			
L	0.73	_	1.03	
е	0.65 BSC			

07/6/2005

	TITLE	DRAWING NO.	REV.
2325 Orchard Par San Jose, CA 95	vay 100Q1, 100-lead, 14 x 20 mm Body, 3.2 mm Footprint, 0.65 mm Pitch, Plastic Quad Flat Package (PQFP)	100Q1	С

#### 100A - TQFP



#### **COMMON DIMENSIONS**

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_	-	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
Е	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.17	_	0.27	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.50 TYP			

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation AED.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.08 mm maximum.

AMEL

2325 Orchard Parkway San Jose, CA 95131 TITLE

**100A**, 100-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness, 0.5 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

DRAWING NO.	REV.
100A	С


10/5/2001






#### 160Q - PQFP

Dimensions in Millimeters and (Inches). Controlling dimension: Millimeters. JEDEC Standard MS-022 DC-1





10/23/03

2325 Orchard Parkway San Jose, CA 95131

TITLE 160Q, 160-lead, 28 x 28 mm Body, 3.2 mm Footprint, 0.65 mm Pitch, Plastic Quad Flat Package (PQFP)

DRAWING NO. REV. 160Q

В