



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                     |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                                            |
| Number of LABs/CLBs            | -                                                                                                                                                                   |
| Number of Logic Elements/Cells | 10000                                                                                                                                                               |
| Total RAM Bits                 | 221184                                                                                                                                                              |
| Number of I/O                  | 188                                                                                                                                                                 |
| Number of Gates                | -                                                                                                                                                                   |
| Voltage - Supply               | 1.71V ~ 3.465V                                                                                                                                                      |
| Mounting Type                  | Surface Mount                                                                                                                                                       |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                                                  |
| Package / Case                 | 256-BGA                                                                                                                                                             |
| Supplier Device Package        | 256-FPBGA (17x17)                                                                                                                                                   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp10c-3fn256i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp10c-3fn256i</a> |


The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of Slices required to implement different distributed RAM primitives. Figure 2-4 shows the distributed memory primitive block diagrams. Dual port memories involve the pairing of two Slices, one Slice functions as the read-write port. The other companion Slice supports the read-only port. For more information on RAM mode in LatticeXP devices, please see details of additional technical documentation at the end of this data sheet.

Table 2-3. Number of Slices Required for Implementing Distributed RAM

|                  | SPR16x2 | DPR16x2 |
|------------------|---------|---------|
| Number of Slices | 1       | 2       |

Note: SPR = Single Port RAM, DPR = Dual Port RAM


Figure 2-4. Distributed Memory Primitives



**ROM Mode:** The ROM mode uses the same principal as the RAM modes, but without the Write port. Pre-loading is accomplished through the programming interface during configuration.

**PFU Modes of Operation**

Slices can be combined within a PFU to form larger functions. Table 2-4 tabulates these modes and documents the functionality possible at the PFU level.

**Figure 2-25. Tristate Register Block****Control Logic Block**

The control logic block allows the selection and modification of control signals for use in the PIO block. A clock is selected from one of the clock signals provided from the general purpose routing and a DQS signal provided from the programmable DQS pin. The clock can optionally be inverted.

The clock enable and local reset signals are selected from the routing and optionally inverted. The global tristate signal is passed through this block.

**DDR Memory Support**

Implementing high performance DDR memory interfaces requires dedicated DDR register structures in the input (for read operations) and in the output (for write operations). As indicated in the PIO Logic section, the LatticeXP devices provide this capability. In addition to these registers, the LatticeXP devices contain two elements to simplify the design of input structures for read operations: the DQS delay block and polarity control logic.

**DLL Calibrated DQS Delay Block**

Source Synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment, however in DDR memories the clock (referred to as DQS) is not free running so this approach cannot be used. The DQS Delay block provides the required clock alignment for DDR memory interfaces.

The DQS signal (selected PIOs only) feeds from the PAD through a DQS delay element to a dedicated DQS routing resource. The DQS signal also feeds the polarity control logic which controls the polarity of the clock to the sync registers in the input register blocks. Figures 2-26 and 2-27 show how the polarity control logic are routed to the PIOs.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of calibration (6-bit bus) signals from two DLLs on opposite sides of the device. Each DLL compensates DQS Delays in its half of the device as shown in Figure 2-27. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.

---

## Polarity Control Logic

In a typical DDR Memory interface design, the phase relation between the incoming delayed DQS strobe and the internal system Clock (during the READ cycle) is unknown.

The LatticeXP family contains dedicated circuits to transfer data between these domains. To prevent setup and hold violations at the domain transfer between DQS (delayed) and the system Clock a clock polarity selector is used. This changes the edge on which the data is registered in the synchronizing registers in the input register block. This requires evaluation at the start of the each READ cycle for the correct clock polarity.

Prior to the READ operation in DDR memories DQS is in tristate (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit detects this transition. This signal is used to control the polarity of the clock to the synchronizing registers.

## sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in eight groups referred to as Banks. The sysIO buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL.

### sysIO Buffer Banks

LatticeXP devices have eight sysIO buffer banks; each is capable of supporting multiple I/O standards. Each sysIO bank has its own I/O supply voltage ( $V_{CCIO}$ ), and two voltage references  $V_{REF1}$  and  $V_{REF2}$  resources allowing each bank to be completely independent from each other. Figure 2-28 shows the eight banks and their associated supplies.

In the LatticeXP devices, single-ended output buffers and ratioed input buffers (LVTTL, LVCMOS, PCI and PCI-X) are powered using  $V_{CCIO}$ . LVTTL, LVCMOS33, LVCMOS25 and LVCMOS12 can also be set as a fixed threshold input independent of  $V_{CCIO}$ . In addition to the bank  $V_{CCIO}$  supplies, the LatticeXP devices have a  $V_{CC}$  core logic power supply, and a  $V_{CCAUX}$  supply that power all differential and referenced buffers.

Each bank can support up to two separate VREF voltages, VREF1 and VREF2 that set the threshold for the referenced input buffers. In the LatticeXP devices, a dedicated pin in a bank can be configured to be a reference voltage supply pin. Each I/O is individually configurable based on the bank's supply and reference voltages.

**Hot Socketing Specifications**<sup>1, 2, 3, 4, 5, 6</sup>

| Symbol   | Parameter                    | Condition                                  | Min. | Typ. | Max.    | Units         |
|----------|------------------------------|--------------------------------------------|------|------|---------|---------------|
| $I_{DK}$ | Input or I/O Leakage Current | $0 \leq V_{IN} \leq V_{IH} \text{ (MAX.)}$ | —    | —    | +/-1000 | $\mu\text{A}$ |

1. Insensitive to sequence of  $V_{CC}$ ,  $V_{CCAUX}$  and  $V_{CCIO}$ . However, assumes monotonic rise/fall rates for  $V_{CC}$ ,  $V_{CCAUX}$  and  $V_{CCIO}$ .
2.  $0 \leq V_{CC} \leq V_{CC} \text{ (MAX)}$  or  $0 \leq V_{CCAUX} \leq V_{CCAUX} \text{ (MAX)}$ .
3.  $0 \leq V_{CCIO} \leq V_{CCIO} \text{ (MAX)}$  for top and bottom I/O banks.
4.  $0.2 \leq V_{CCIO} \leq V_{CCIO} \text{ (MAX)}$  for left and right I/O banks.
5.  $I_{DK}$  is additive to  $I_{PU}$ ,  $I_{PW}$  or  $I_{BH}$ .
6. LVCMOS and LVTTL only.

**Supply Current (Standby)<sup>1, 2, 3, 4</sup>****Over Recommended Operating Conditions**

| Symbol      | Parameter                                    | Device    | Typ. <sup>5</sup> | Units |
|-------------|----------------------------------------------|-----------|-------------------|-------|
| $I_{CC}$    | Core Power Supply                            | LFXP3E    | 15                | mA    |
|             |                                              | LFXP6E    | 20                | mA    |
|             |                                              | LFXP10E   | 35                | mA    |
|             |                                              | LFXP15E   | 45                | mA    |
|             |                                              | LFXP20E   | 55                | mA    |
|             |                                              | LFXP3C    | 35                | mA    |
|             |                                              | LFXP6C    | 40                | mA    |
|             |                                              | LFXP10C   | 70                | mA    |
|             |                                              | LFXP15C   | 80                | mA    |
|             |                                              | LFXP20C   | 90                | mA    |
| $I_{CCP}$   | PLL Power Supply (per PLL)                   | All       | 8                 | mA    |
| $I_{CCAUX}$ | Auxiliary Power Supply<br>$V_{CCAUX} = 3.3V$ | LFXP3E/C  | 22                | mA    |
|             |                                              | LFXP6E/C  | 22                | mA    |
|             |                                              | LFXP10E/C | 30                | mA    |
|             |                                              | LFXP15E/C | 30                | mA    |
|             |                                              | LFXP20E/C | 30                | mA    |
| $I_{CCIO}$  | Bank Power Supply <sup>6</sup>               | All       | 2                 | mA    |
| $I_{CCJ}$   | $V_{CCJ}$ Power Supply                       | All       | 1                 | mA    |

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.

2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the VCCIO or GND.

3. Frequency 0MHz.

4. User pattern: blank.

5.  $T_A=25^{\circ}C$ , power supplies at nominal voltage.

6. Per bank.

**sysIO Recommended Operating Conditions**

| Standard            | V <sub>CCIO</sub> |      |       | V <sub>REF</sub> (V) |      |       |
|---------------------|-------------------|------|-------|----------------------|------|-------|
|                     | Min.              | Typ. | Max.  | Min.                 | Typ. | Max.  |
| LVC MOS 3.3         | 3.135             | 3.3  | 3.465 | —                    | —    | —     |
| LVC MOS 2.5         | 2.375             | 2.5  | 2.625 | —                    | —    | —     |
| LVC MOS 1.8         | 1.71              | 1.8  | 1.89  | —                    | —    | —     |
| LVC MOS 1.5         | 1.425             | 1.5  | 1.575 | —                    | —    | —     |
| LVC MOS 1.2         | 1.14              | 1.2  | 1.26  | —                    | —    | —     |
| LVTTL               | 3.135             | 3.3  | 3.465 | —                    | —    | —     |
| PCI33               | 3.135             | 3.3  | 3.465 | —                    | —    | —     |
| SSTL18 Class I      | 1.71              | 1.8  | 1.89  | 0.833                | 0.9  | 0.969 |
| SSTL2 Class I, II   | 2.375             | 2.5  | 2.625 | 1.15                 | 1.25 | 1.35  |
| SSTL3 Class I, II   | 3.135             | 3.3  | 3.465 | 1.3                  | 1.5  | 1.7   |
| HSTL15 Class I      | 1.425             | 1.5  | 1.575 | 0.68                 | 0.75 | 0.9   |
| HSTL15 Class III    | 1.425             | 1.5  | 1.575 | —                    | 0.9  | —     |
| HSTL 18 Class I, II | 1.71              | 1.8  | 1.89  | —                    | 0.9  | —     |
| HSTL 18 Class III   | 1.71              | 1.8  | 1.89  | —                    | 1.08 | —     |
| LVDS                | 2.375             | 2.5  | 2.625 | —                    | —    | —     |
| LVPECL <sup>1</sup> | 3.135             | 3.3  | 3.465 | —                    | —    | —     |
| BLVDS <sup>1</sup>  | 2.375             | 2.5  | 2.625 | —                    | —    | —     |

1. Inputs on chip. Outputs are implemented with the addition of external resistors.

---

## Derating Logic Timing

Logic timing provided in the following sections of this data sheet and in the ispLEVER design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best-case process can be much better than the values given in the tables. The ispLEVER design tool from Lattice can provide logic timing numbers at a particular temperature and voltage.

**LatticeXP Internal Timing Parameters<sup>1</sup>**

Over Recommended Operating Conditions

| Parameter                        | Description                                     | -5    |      | -4    |      | -3    |      | Units |
|----------------------------------|-------------------------------------------------|-------|------|-------|------|-------|------|-------|
|                                  |                                                 | Min.  | Max. | Min.  | Max. | Min.  | Max. |       |
| PFU/PFF Logic Mode Timing        |                                                 |       |      |       |      |       |      |       |
| t <sub>LUT4_PFU</sub>            | LUT4 Delay (A to D Inputs to F Output)          | —     | 0.28 | —     | 0.34 | —     | 0.40 | ns    |
| t <sub>LUT6_PFU</sub>            | LUT6 Delay (A to D Inputs to OFX Output)        | —     | 0.44 | —     | 0.53 | —     | 0.63 | ns    |
| t <sub>LSR_PFU</sub>             | Set/Reset to Output of PFU                      | —     | 0.90 | —     | 1.08 | —     | 1.29 | ns    |
| t <sub>SUM_PFU</sub>             | Clock to Mux (M0,M1) Input Setup Time           | 0.13  | —    | 0.15  | —    | 0.19  | —    | ns    |
| t <sub>HM_PFU</sub>              | Clock to Mux (M0,M1) Input Hold Time            | -0.04 | —    | -0.03 | —    | -0.03 | —    | ns    |
| t <sub>SUD_PFU</sub>             | Clock to D Input Setup Time                     | 0.13  | —    | 0.16  | —    | 0.19  | —    | ns    |
| t <sub>HD_PFU</sub>              | Clock to D Input Hold Time                      | -0.03 | —    | -0.02 | —    | -0.02 | —    | ns    |
| t <sub>CK2Q_PFU</sub>            | Clock to Q Delay, D-type Register Configuration | —     | 0.40 | —     | 0.48 | —     | 0.58 | ns    |
| t <sub>LE2Q_PFU</sub>            | Clock to Q Delay Latch Configuration            | —     | 0.53 | —     | 0.64 | —     | 0.76 | ns    |
| t <sub>LD2Q_PFU</sub>            | D to Q Throughput Delay when Latch is Enabled   | —     | 0.55 | —     | 0.66 | —     | 0.79 | ns    |
| PFU Dual Port Memory Mode Timing |                                                 |       |      |       |      |       |      |       |
| t <sub>CORAM_PFU</sub>           | Clock to Output                                 | —     | 0.40 | —     | 0.48 | —     | 0.58 | ns    |
| t <sub>SUDATA_PFU</sub>          | Data Setup Time                                 | -0.18 | —    | -0.14 | —    | -0.11 | —    | ns    |
| t <sub>HDATA_PFU</sub>           | Data Hold Time                                  | 0.28  | —    | 0.34  | —    | 0.40  | —    | ns    |
| t <sub>SUADDR_PFU</sub>          | Address Setup Time                              | -0.46 | —    | -0.37 | —    | -0.30 | —    | ns    |
| t <sub>HADDR_PFU</sub>           | Address Hold Time                               | 0.71  | —    | 0.85  | —    | 1.02  | —    | ns    |
| t <sub>SUWREN_PFU</sub>          | Write/Read Enable Setup Time                    | -0.22 | —    | -0.17 | —    | -0.14 | —    | ns    |
| t <sub>HWREN_PFU</sub>           | Write/Read Enable Hold Time                     | 0.33  | —    | 0.40  | —    | 0.48  | —    | ns    |
| PIC Timing                       |                                                 |       |      |       |      |       |      |       |
| PIO Input/Output Buffer Timing   |                                                 |       |      |       |      |       |      |       |
| t <sub>IN_PIO</sub>              | Input Buffer Delay                              | —     | 0.62 | —     | 0.72 | —     | 0.85 | ns    |
| t <sub>OUT_PIO</sub>             | Output Buffer Delay                             | —     | 2.12 | —     | 2.54 | —     | 3.05 | ns    |
| IOLOGIC Input/Output Timing      |                                                 |       |      |       |      |       |      |       |
| t <sub>SUI_PIO</sub>             | Input Register Setup Time (Data Before Clock)   | 1.35  | —    | 1.83  | —    | 2.37  | —    | ns    |
| t <sub>HI_PIO</sub>              | Input Register Hold Time (Data After Clock)     | 0.05  | —    | 0.05  | —    | 0.05  | —    | ns    |
| t <sub>COO_PIO</sub>             | Output Register Clock to Output Delay           | —     | 0.36 | —     | 0.44 | —     | 0.52 | ns    |
| t <sub>SUCE_PIO</sub>            | Input Register Clock Enable Setup Time          | -0.09 | —    | -0.07 | —    | -0.06 | —    | ns    |
| t <sub>HCE_PIO</sub>             | Input Register Clock Enable Hold Time           | 0.13  | —    | 0.16  | —    | 0.19  | —    | ns    |
| t <sub>SULSR_PIO</sub>           | Set/Reset Setup Time                            | 0.19  | —    | 0.23  | —    | 0.28  | —    | ns    |
| t <sub>HLSR_PIO</sub>            | Set/Reset Hold Time                             | -0.14 | —    | -0.11 | —    | -0.09 | —    | ns    |
| EBR Timing                       |                                                 |       |      |       |      |       |      |       |
| t <sub>CO_EBR</sub>              | Clock to Output from Address or Data            | —     | 4.01 | —     | 4.81 | —     | 5.78 | ns    |
| t <sub>COO_EBR</sub>             | Clock to Output from EBR Output Register        | —     | 0.81 | —     | 0.97 | —     | 1.17 | ns    |
| t <sub>SUDATA_EBR</sub>          | Setup Data to EBR Memory                        | -0.26 | —    | -0.21 | —    | -0.17 | —    | ns    |
| t <sub>HDATA_EBR</sub>           | Hold Data to EBR Memory                         | 0.41  | —    | 0.49  | —    | 0.59  | —    | ns    |
| t <sub>SUADDR_EBR</sub>          | Setup Address to EBR Memory                     | -0.26 | —    | -0.21 | —    | -0.17 | —    | ns    |
| t <sub>HADDR_EBR</sub>           | Hold Address to EBR Memory                      | 0.41  | —    | 0.49  | —    | 0.59  | —    | ns    |
| t <sub>SUWREN_EBR</sub>          | Setup Write/Read Enable to EBR Memory           | -0.17 | —    | -0.13 | —    | -0.11 | —    | ns    |
| t <sub>HWREN_EBR</sub>           | Hold Write/Read Enable to EBR Memory            | 0.26  | —    | 0.31  | —    | 0.37  | —    | ns    |
| t <sub>SUCE_EBR</sub>            | Clock Enable Setup Time to EBR Output Register  | 0.19  | —    | 0.23  | —    | 0.28  | —    | ns    |
| t <sub>HCE_EBR</sub>             | Clock Enable Hold Time to EBR Output Register   | -0.13 | —    | -0.10 | —    | -0.08 | —    | ns    |

## Flash Download Time

| Symbol               | Parameter                                      |        | Min. | Typ. | Max. | Units |
|----------------------|------------------------------------------------|--------|------|------|------|-------|
| t <sub>REFRESH</sub> | PROGRAMN Low-to-High. Transition to Done High. | LFXP3  | —    | 1.1  | 1.7  | ms    |
|                      |                                                | LFXP6  | —    | 1.4  | 2.0  | ms    |
|                      |                                                | LFXP10 | —    | 0.9  | 1.5  | ms    |
|                      |                                                | LFXP15 | —    | 1.1  | 1.7  | ms    |
|                      |                                                | LFXP20 | —    | 1.3  | 1.9  | ms    |


## JTAG Port Timing Specifications

Over Recommended Operating Conditions

| Symbol               | Parameter                                                          | Min. | Max. | Units |
|----------------------|--------------------------------------------------------------------|------|------|-------|
| $f_{\text{MAX}}$     |                                                                    | —    | 25   | MHz   |
| $t_{\text{BTCP}}$    | TCK [BSCAN] clock pulse width                                      | 40   | —    | ns    |
| $t_{\text{BTCPH}}$   | TCK [BSCAN] clock pulse width high                                 | 20   | —    | ns    |
| $t_{\text{BTCPL}}$   | TCK [BSCAN] clock pulse width low                                  | 20   | —    | ns    |
| $t_{\text{BTS}}$     | TCK [BSCAN] setup time                                             | 10   | —    | ns    |
| $t_{\text{BTH}}$     | TCK [BSCAN] hold time                                              | 8    | —    | ns    |
| $t_{\text{BTRF}}$    | TCK [BSCAN] rise/fall time                                         | 50   | —    | ns    |
| $t_{\text{BTCO}}$    | TAP controller falling edge of clock to valid output               | —    | 10   | ns    |
| $t_{\text{BTCODIS}}$ | TAP controller falling edge of clock to valid disable              | —    | 10   | ns    |
| $t_{\text{BTCOEN}}$  | TAP controller falling edge of clock to valid enable               | —    | 10   | ns    |
| $t_{\text{BTCRS}}$   | BSCAN test capture register setup time                             | 8    | —    | ns    |
| $t_{\text{BTCRH}}$   | BSCAN test capture register hold time                              | 25   | —    | ns    |
| $t_{\text{BUTCO}}$   | BSCAN test update register, falling edge of clock to valid output  | —    | 25   | ns    |
| $t_{\text{BTUODIS}}$ | BSCAN test update register, falling edge of clock to valid disable | —    | 25   | ns    |
| $t_{\text{BTUPOEN}}$ | BSCAN test update register, falling edge of clock to valid enable  | —    | 25   | ns    |

Timing v.F0.11

Figure 3-12. JTAG Port Timing Waveforms



**PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin**

| PICs Associated with DQS Strobe | PIO within PIC | Polarity   | DDR Strobe (DQS) and Data (DQ) Pins |
|---------------------------------|----------------|------------|-------------------------------------|
| P[Edge] [n-4]                   | A              | True       | DQ                                  |
|                                 | B              | Complement | DQ                                  |
| P[Edge] [n-3]                   | A              | True       | DQ                                  |
|                                 | B              | Complement | DQ                                  |
| P[Edge] [n-2]                   | A              | True       | DQ                                  |
|                                 | B              | Complement | DQ                                  |
| P[Edge] [n-1]                   | A              | True       | DQ                                  |
|                                 |                |            |                                     |
| P[Edge] [n]                     |                |            |                                     |
|                                 | B              | Complement | DQ                                  |
| P[Edge] [n+1]                   | A              | True       | [Edge]DQSn                          |
|                                 | B              | Complement | DQ                                  |
| P[Edge] [n+2]                   | A              | True       | DQ                                  |
|                                 | B              | Complement | DQ                                  |
| P[Edge] [n+3]                   | A              | True       | DQ                                  |
|                                 | B              | Complement | DQ                                  |

## Notes:

1. "n" is a row/column PIC number.
2. The DDR interface is designed for memories that support one DQS strobe per eight bits of data. In some packages, all the potential DDR data (DQ) pins may not be available.
3. The definition of the PIC numbering is provided in the Signal Names column of the Signal Descriptions table in this data sheet.

**LFXP3 & LFXP6 Logic Signal Connections: 144 TQFP (Cont.)**

| Pin Number | LFXP3        |      |              |               | LFXP6        |      |              |               |
|------------|--------------|------|--------------|---------------|--------------|------|--------------|---------------|
|            | Pin Function | Bank | Differential | Dual Function | Pin Function | Bank | Differential | Dual Function |
| 139        | PT6A         | 0    | -            | DI            | PT9A         | 0    | -            | DI            |
| 140        | PT5A         | 0    | -            | CSN           | PT8A         | 0    | -            | CSN           |
| 141        | PT3B         | 0    | -            | VREF2_0       | PT6B         | 0    | -            | VREF2_0       |
| 142        | CFG0         | 0    | -            | -             | CFG0         | 0    | -            | -             |
| 143        | CFG1         | 0    | -            | -             | CFG1         | 0    | -            | -             |
| 144        | DONE         | 0    | -            | -             | DONE         | 0    | -            | -             |

1. Applies to LFXP "C" only.
2. Applies to LFXP "E" only.
3. Supports dedicated LVDS outputs.

**LFXP6 & LFXP10 Logic Signal Connections: 256 fpBGA (Cont.)**

| Ball Number | LFXP6                                 |      |                |               | LFXP10                                |      |                |                |
|-------------|---------------------------------------|------|----------------|---------------|---------------------------------------|------|----------------|----------------|
|             | Ball Function                         | Bank | Differential   | Dual Function | Ball Function                         | Bank | Differential   | Dual Function  |
| K4          | PL20A                                 | 6    | T              | -             | PL29A                                 | 6    | T              | -              |
| K5          | PL20B                                 | 6    | C              | -             | PL29B                                 | 6    | C              | -              |
| -           | GNDIO6                                | 6    | -              | -             | GNDIO6                                | 6    | -              | -              |
| N1          | PL23B                                 | 6    | -              | VREF2_6       | PL31A                                 | 6    | -              | VREF2_6        |
| N2          | PL21B                                 | 6    | C <sup>3</sup> | -             | PL32B                                 | 6    | -              | -              |
| P1          | PL24A                                 | 6    | T <sup>3</sup> | DQS           | PL33A                                 | 6    | T <sup>3</sup> | DQS            |
| P2          | PL24B                                 | 6    | C <sup>3</sup> | -             | PL33B                                 | 6    | C <sup>3</sup> | -              |
| L5          | PL25A                                 | 6    | T              | -             | PL34A                                 | 6    | T              | LLM0_PLLT_FB_A |
| M6          | PL25B                                 | 6    | C              | -             | PL34B                                 | 6    | C              | LLM0_PLLC_FB_A |
| M3          | PL26A                                 | 6    | T <sup>3</sup> | -             | PL35A                                 | 6    | T <sup>3</sup> | -              |
| -           | GNDIO6                                | 6    | -              | -             | GNDIO6                                | 6    | -              | -              |
| N3          | PL26B                                 | 6    | C <sup>3</sup> | -             | PL35B                                 | 6    | C <sup>3</sup> | -              |
| P4          | SLEEPN <sup>1</sup> /TOE <sup>2</sup> | -    | -              | -             | SLEEPN <sup>1</sup> /TOE <sup>2</sup> | -    | -              | -              |
| P3          | INITN                                 | 5    | -              | -             | INITN                                 | 5    | -              | -              |
| -           | GNDIO5                                | 5    | -              | -             | GNDIO5                                | 5    | -              | -              |
| R4          | PB2A                                  | 5    | T              | -             | PB6A                                  | 5    | T              | -              |
| N5          | PB2B                                  | 5    | C              | -             | PB6B                                  | 5    | C              | -              |
| -           | GNDIO5                                | 5    | -              | -             | GNDIO5                                | 5    | -              | -              |
| P5          | PB5B                                  | 5    | -              | VREF1_5       | PB7A                                  | 5    | T              | VREF1_5        |
| R1          | PB3B                                  | 5    | C              | -             | PB7B                                  | 5    | C              | -              |
| N6          | PB4A                                  | 5    | -              | -             | PB8A                                  | 5    | -              | -              |
| M7          | PB3A                                  | 5    | T              | -             | PB9B                                  | 5    | -              | -              |
| R2          | PB6A                                  | 5    | T              | DQS           | PB10A                                 | 5    | T              | DQS            |
| T2          | PB6B                                  | 5    | C              | -             | PB10B                                 | 5    | C              | -              |
| R3          | PB7A                                  | 5    | T              | -             | PB11A                                 | 5    | T              | -              |
| T3          | PB7B                                  | 5    | C              | -             | PB11B                                 | 5    | C              | -              |
| -           | GNDIO5                                | 5    | -              | -             | GNDIO5                                | 5    | -              | -              |
| T4          | PB8A                                  | 5    | T              | -             | PB12A                                 | 5    | T              | -              |
| R5          | PB8B                                  | 5    | C              | VREF2_5       | PB12B                                 | 5    | C              | VREF2_5        |
| N7          | PB9A                                  | 5    | T              | -             | PB13A                                 | 5    | T              | -              |
| M8          | PB9B                                  | 5    | C              | -             | PB13B                                 | 5    | C              | -              |
| T5          | PB10A                                 | 5    | T              | -             | PB14A                                 | 5    | T              | -              |
| P6          | PB10B                                 | 5    | C              | -             | PB14B                                 | 5    | C              | -              |
| T6          | PB11A                                 | 5    | T              | -             | PB15A                                 | 5    | T              | -              |
| R6          | PB11B                                 | 5    | C              | -             | PB15B                                 | 5    | C              | -              |
| -           | GNDIO5                                | 5    | -              | -             | GNDIO5                                | 5    | -              | -              |
| P7          | PB12A                                 | 5    | -              | -             | PB16A                                 | 5    | -              | -              |
| N8          | PB13B                                 | 5    | -              | -             | PB17B                                 | 5    | -              | -              |
| R7          | PB14A                                 | 5    | T              | DQS           | PB18A                                 | 5    | T              | DQS            |
| T7          | PB14B                                 | 5    | C              | -             | PB18B                                 | 5    | C              | -              |
| P8          | PB15A                                 | 5    | T              | -             | PB19A                                 | 5    | T              | -              |
| T8          | PB15B                                 | 5    | C              | -             | PB19B                                 | 5    | C              | -              |

**LFXP6 & LFXP10 Logic Signal Connections: 256 fpBGA (Cont.)**

| Ball Number | LFXP6         |      |                |               | LFXP10        |      |                |                |
|-------------|---------------|------|----------------|---------------|---------------|------|----------------|----------------|
|             | Ball Function | Bank | Differential   | Dual Function | Ball Function | Bank | Differential   | Dual Function  |
| R8          | PB16A         | 5    | T              | -             | PB20A         | 5    | T              | -              |
| T9          | PB16B         | 5    | C              | -             | PB20B         | 5    | C              | -              |
| R9          | PB17A         | 4    | T              | -             | PB21A         | 4    | T              | -              |
| -           | GNDIO4        | 4    | -              | -             | GNDIO4        | 4    | -              | -              |
| P9          | PB17B         | 4    | C              | -             | PB21B         | 4    | C              | -              |
| T10         | PB18A         | 4    | T              | PCLKT4_0      | PB22A         | 4    | T              | PCLKT4_0       |
| T11         | PB18B         | 4    | C              | PCLKC4_0      | PB22B         | 4    | C              | PCLKC4_0       |
| R10         | PB19A         | 4    | T              | -             | PB23A         | 4    | T              | -              |
| P10         | PB19B         | 4    | C              | -             | PB23B         | 4    | C              | -              |
| N9          | PB20A         | 4    | -              | -             | PB24A         | 4    | -              | -              |
| M9          | PB21B         | 4    | -              | -             | PB25B         | 4    | -              | -              |
| R12         | PB22A         | 4    | T              | DQS           | PB26A         | 4    | T              | DQS            |
| -           | GNDIO4        | 4    | -              | -             | GNDIO4        | 4    | -              | -              |
| T12         | PB22B         | 4    | C              | VREF1_4       | PB26B         | 4    | C              | VREF1_4        |
| P13         | PB23A         | 4    | T              | -             | PB27A         | 4    | T              | -              |
| R13         | PB23B         | 4    | C              | -             | PB27B         | 4    | C              | -              |
| M11         | PB24A         | 4    | T              | -             | PB28A         | 4    | T              | -              |
| N11         | PB24B         | 4    | C              | -             | PB28B         | 4    | C              | -              |
| N10         | PB25A         | 4    | T              | -             | PB29A         | 4    | T              | -              |
| M10         | PB25B         | 4    | C              | -             | PB29B         | 4    | C              | -              |
| T13         | PB26A         | 4    | T              | -             | PB30A         | 4    | T              | -              |
| -           | GNDIO4        | 4    | -              | -             | GNDIO4        | 4    | -              | -              |
| P14         | PB26B         | 4    | C              | -             | PB30B         | 4    | C              | -              |
| R11         | PB27A         | 4    | T              | VREF2_4       | PB31A         | 4    | T              | VREF2_4        |
| P12         | PB27B         | 4    | C              | -             | PB31B         | 4    | C              | -              |
| T14         | PB28A         | 4    | -              | -             | PB32A         | 4    | -              | -              |
| R14         | PB29B         | 4    | -              | -             | PB33B         | 4    | -              | -              |
| P11         | PB30A         | 4    | T              | DQS           | PB34A         | 4    | T              | DQS            |
| N12         | PB30B         | 4    | C              | -             | PB34B         | 4    | C              | -              |
| T15         | PB31A         | 4    | T              | -             | PB35A         | 4    | T              | -              |
| -           | GNDIO4        | 4    | -              | -             | GNDIO4        | 4    | -              | -              |
| R15         | PB31B         | 4    | C              | -             | PB35B         | 4    | C              | -              |
| -           | GNDIO3        | 3    | -              | -             | GNDIO3        | 3    | -              | -              |
| P15         | PR26B         | 3    | C <sup>3</sup> | -             | PR34B         | 3    | C              | RLM0_PLLC_FB_A |
| N15         | PR26A         | 3    | T <sup>3</sup> | -             | PR34A         | 3    | T              | RLM0_PLLT_FB_A |
| P16         | PR24B         | 3    | C <sup>3</sup> | -             | PR33B         | 3    | C <sup>3</sup> | -              |
| R16         | PR24A         | 3    | T <sup>3</sup> | DQS           | PR33A         | 3    | T <sup>3</sup> | DQS            |
| M15         | PR15B         | 3    | -              | -             | PR32B         | 3    | -              | -              |
| N14         | PR23B         | 3    | -              | VREF1_3       | PR31A         | 3    | -              | VREF1_3        |
| -           | GNDIO3        | 3    | -              | -             | GNDIO3        | 3    | -              | -              |
| M14         | PR25B         | 3    | C              | -             | PR29B         | 3    | C              | -              |
| L13         | PR25A         | 3    | T              | -             | PR29A         | 3    | T              | -              |

**LFXP10, LFXP15 & LFXP20 Logic Signal Connections: 388 fpBGA (Cont.)**

| Ball Number | LFXP10                                    |      |                |                | LFXP15                                    |      |                |                | LFXP20                                    |      |                |                |
|-------------|-------------------------------------------|------|----------------|----------------|-------------------------------------------|------|----------------|----------------|-------------------------------------------|------|----------------|----------------|
|             | Ball Function                             | Bank | Diff.          | Dual Function  | Ball Function                             | Bank | Diff.          | Dual Function  | Ball Function                             | Bank | Diff.          | Dual Function  |
| U1          | PL25A                                     | 6    | T              | LLM0_PLLT_IN_A | PL29A                                     | 6    | T              | LLM0_PLLT_IN_A | PL33A                                     | 6    | T              | LLM0_PLLT_IN_A |
| T2          | PL25B                                     | 6    | C              | LLM0_PLLC_IN_A | PL29B                                     | 6    | C              | LLM0_PLLC_IN_A | PL33B                                     | 6    | C              | LLM0_PLLC_IN_A |
| V1          | PL26A                                     | 6    | T <sup>3</sup> | -              | PL30A                                     | 6    | T <sup>3</sup> | -              | PL34A                                     | 6    | T <sup>3</sup> | -              |
| U2          | PL26B                                     | 6    | C <sup>3</sup> | -              | PL30B                                     | 6    | C <sup>3</sup> | -              | PL34B                                     | 6    | C <sup>3</sup> | -              |
| W1          | PL28A                                     | 6    | T <sup>3</sup> | -              | PL32A                                     | 6    | T <sup>3</sup> | -              | PL36A                                     | 6    | T <sup>3</sup> | -              |
| V2          | PL28B                                     | 6    | C <sup>3</sup> | -              | PL32B                                     | 6    | C <sup>3</sup> | -              | PL36B                                     | 6    | C <sup>3</sup> | -              |
| -           | GNDIO6                                    | 6    | -              | -              | GNDIO6                                    | -    | -              | -              | GNDIO6                                    | 6    | -              | -              |
| P3          | PL29A                                     | 6    | T              | -              | PL33A                                     | 6    | T              | -              | PL37A                                     | 6    | T              | -              |
| P4          | PL29B                                     | 6    | C              | -              | PL33B                                     | 6    | C              | -              | PL37B                                     | 6    | C              | -              |
| Y1          | PL30A                                     | 6    | T <sup>3</sup> | -              | PL34A                                     | 6    | T <sup>3</sup> | -              | PL38A                                     | 6    | T <sup>3</sup> | -              |
| W2          | PL30B                                     | 6    | C <sup>3</sup> | -              | PL34B                                     | 6    | C <sup>3</sup> | -              | PL38B                                     | 6    | C <sup>3</sup> | -              |
| R3          | PL31A                                     | 6    | -              | VREF2_6        | PL35A                                     | 6    | -              | VREF2_6        | PL39A                                     | 6    | -              | VREF2_6        |
| R4          | PL32B                                     | 6    | -              | -              | PL36B                                     | 6    | -              | -              | PL40B                                     | 6    | -              | -              |
| T3          | PL33A                                     | 6    | T <sup>3</sup> | DQS            | PL37A                                     | 6    | T <sup>3</sup> | DQS            | PL41A                                     | 6    | T <sup>3</sup> | DQS            |
| T4          | PL33B                                     | 6    | C <sup>3</sup> | -              | PL37B                                     | 6    | C <sup>3</sup> | -              | PL41B                                     | 6    | C <sup>3</sup> | -              |
| -           | GNDIO6                                    | 6    | -              | -              | GNDIO6                                    | 6    | -              | -              | GNDIO6                                    | 6    | -              | -              |
| V4          | PL34A                                     | 6    | T              | LLM0_PLLT_FB_A | PL38A                                     | 6    | T              | LLM0_PLLT_FB_A | PL42A                                     | 6    | T              | LLM0_PLLT_FB_A |
| V3          | PL34B                                     | 6    | C              | LLM0_PLLC_FB_A | PL38B                                     | 6    | C              | LLM0_PLLC_FB_A | PL42B                                     | 6    | C              | LLM0_PLLC_FB_A |
| U4          | PL35A                                     | 6    | T <sup>3</sup> | -              | PL39A                                     | 6    | T <sup>3</sup> | -              | PL43A                                     | 6    | T <sup>3</sup> | -              |
| U3          | PL35B                                     | 6    | C <sup>3</sup> | -              | PL39B                                     | 6    | C <sup>3</sup> | -              | PL43B                                     | 6    | C <sup>3</sup> | -              |
| -           | GNDIO6                                    | 6    | -              | -              | GNDIO6                                    | 6    | -              | -              | GNDIO6                                    | 6    | -              | -              |
| W5          | SLEEPN <sup>1</sup> /<br>TOE <sup>2</sup> | -    | -              | -              | SLEEPN <sup>1</sup> /<br>TOE <sup>2</sup> | -    | -              | -              | SLEEPN <sup>1</sup> /<br>TOE <sup>2</sup> | -    | -              | -              |
| Y2          | INITN                                     | 5    | -              | -              | INITN                                     | 5    | -              | -              | INITN                                     | 5    | -              | -              |
| -           | GNDIO5                                    | 5    | -              | -              | GNDIO5                                    | 5    | -              | -              | GNDIO5                                    | 5    | -              | -              |
| -           | GNDIO5                                    | 5    | -              | -              | GNDIO5                                    | 5    | -              | -              | GNDIO5                                    | 5    | -              | -              |
| Y3          | -                                         | -    | -              | -              | PB3B                                      | 5    | -              | -              | PB7B                                      | 5    | -              | -              |
| W3          | -                                         | -    | -              | -              | PB4A                                      | 5    | T              | -              | PB8A                                      | 5    | T              | -              |
| W4          | -                                         | -    | -              | -              | PB4B                                      | 5    | C              | -              | PB8B                                      | 5    | C              | -              |
| AA2         | -                                         | -    | -              | -              | PB5A                                      | 5    | -              | -              | PB9A                                      | 5    | -              | -              |
| AA1         | -                                         | -    | -              | -              | PB6B                                      | 5    | -              | -              | PB10B                                     | 5    | -              | -              |
| W6          | PB2A                                      | 5    | -              | -              | PB7A                                      | 5    | T              | DQS            | PB11A                                     | 5    | T              | DQS            |
| W7          | -                                         | -    | -              | -              | PB7B                                      | 5    | C              | -              | PB11B                                     | 5    | C              | -              |
| Y4          | PB3A                                      | 5    | T              | -              | PB8A                                      | 5    | T              | -              | PB12A                                     | 5    | T              | -              |
| -           | GNDIO5                                    | 5    | -              | -              | GNDIO5                                    | 5    | -              | -              | GNDIO5                                    | 5    | -              | -              |
| Y5          | PB3B                                      | 5    | C              | -              | PB8B                                      | 5    | C              | -              | PB12B                                     | 5    | C              | -              |
| AB2         | PB4A                                      | 5    | T              | -              | PB9A                                      | 5    | T              | -              | PB13A                                     | 5    | T              | -              |
| AA3         | PB4B                                      | 5    | C              | -              | PB9B                                      | 5    | C              | -              | PB13B                                     | 5    | C              | -              |
| AB3         | PB5A                                      | 5    | T              | -              | PB10A                                     | 5    | T              | -              | PB14A                                     | 5    | T              | -              |
| AA4         | PB5B                                      | 5    | C              | -              | PB10B                                     | 5    | C              | -              | PB14B                                     | 5    | C              | -              |
| W8          | PB6A                                      | 5    | T              | -              | PB11A                                     | 5    | T              | -              | PB15A                                     | 5    | T              | -              |
| W9          | PB6B                                      | 5    | C              | -              | PB11B                                     | 5    | C              | -              | PB15B                                     | 5    | C              | -              |
| AB4         | PB7A                                      | 5    | T              | VREF1_5        | PB12A                                     | 5    | T              | VREF1_5        | PB16A                                     | 5    | T              | VREF1_5        |
| -           | GNDIO5                                    | 5    | -              | -              | GNDIO5                                    | 5    | -              | -              | GNDIO5                                    | 5    | -              | -              |
| AA5         | PB7B                                      | 5    | C              | -              | PB12B                                     | 5    | C              | -              | PB16B                                     | 5    | C              | -              |
| AB5         | PB8A                                      | 5    | -              | -              | PB13A                                     | 5    | -              | -              | PB17A                                     | 5    | -              | -              |
| Y6          | PB9B                                      | 5    | -              | -              | PB14B                                     | 5    | -              | -              | PB18B                                     | 5    | -              | -              |
| AA6         | PB10A                                     | 5    | T              | DQS            | PB15A                                     | 5    | T              | DQS            | PB19A                                     | 5    | T              | DQS            |
| AB6         | PB10B                                     | 5    | C              | -              | PB15B                                     | 5    | C              | -              | PB19B                                     | 5    | C              | -              |
| Y9          | PB11A                                     | 5    | T              | -              | PB16A                                     | 5    | T              | -              | PB20A                                     | 5    | T              | -              |

**LFXP10, LFXP15 & LFXP20 Logic Signal Connections: 388 fpBGA (Cont.)**

| Ball Number | LFXP10        |      |       |               | LFXP15        |      |       |               | LFXP20        |      |       |               |
|-------------|---------------|------|-------|---------------|---------------|------|-------|---------------|---------------|------|-------|---------------|
|             | Ball Function | Bank | Diff. | Dual Function | Ball Function | Bank | Diff. | Dual Function | Ball Function | Bank | Diff. | Dual Function |
| K11         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| K12         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| K13         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| K14         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| K9          | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| L10         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| L11         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| L12         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| L13         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| L14         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| L9          | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| M10         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| M11         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| M12         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| M13         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| M14         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| M9          | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| N10         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| N11         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| N12         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| N13         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| N14         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| N9          | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| P10         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| P11         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| P12         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| P13         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| P14         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| P9          | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| R10         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| R11         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| R12         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| R13         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| R14         | GND           | -    | -     | -             | GND           | -    | -     | -             | GND           | -    | -     | -             |
| H9          | VCC           | -    | -     | -             | VCC           | -    | -     | -             | VCC           | -    | -     | -             |
| J15         | VCC           | -    | -     | -             | VCC           | -    | -     | -             | VCC           | -    | -     | -             |
| J8          | VCC           | -    | -     | -             | VCC           | -    | -     | -             | VCC           | -    | -     | -             |
| K15         | VCC           | -    | -     | -             | VCC           | -    | -     | -             | VCC           | -    | -     | -             |
| K8          | VCC           | -    | -     | -             | VCC           | -    | -     | -             | VCC           | -    | -     | -             |
| L15         | VCC           | -    | -     | -             | VCC           | -    | -     | -             | VCC           | -    | -     | -             |
| L8          | VCC           | -    | -     | -             | VCC           | -    | -     | -             | VCC           | -    | -     | -             |
| M15         | VCC           | -    | -     | -             | VCC           | -    | -     | -             | VCC           | -    | -     | -             |
| M8          | VCC           | -    | -     | -             | VCC           | -    | -     | -             | VCC           | -    | -     | -             |
| N15         | VCC           | -    | -     | -             | VCC           | -    | -     | -             | VCC           | -    | -     | -             |
| N8          | VCC           | -    | -     | -             | VCC           | -    | -     | -             | VCC           | -    | -     | -             |
| P15         | VCC           | -    | -     | -             | VCC           | -    | -     | -             | VCC           | -    | -     | -             |
| P8          | VCC           | -    | -     | -             | VCC           | -    | -     | -             | VCC           | -    | -     | -             |
| R9          | VCC           | -    | -     | -             | VCC           | -    | -     | -             | VCC           | -    | -     | -             |
| G16         | VCCAUX        | -    | -     | -             | VCCAUX        | -    | -     | -             | VCCAUX        | -    | -     | -             |

**LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)**

| Ball Number | LFXP15        |      |                |                | LFXP20        |      |                |                |
|-------------|---------------|------|----------------|----------------|---------------|------|----------------|----------------|
|             | Ball Function | Bank | Differential   | Dual Function  | Ball Function | Bank | Differential   | Dual Function  |
| R18         | PR38B         | 3    | C              | RLM0_PLLC_FB_A | PR42B         | 3    | C              | RLM0_PLLC_FB_A |
| R17         | PR38A         | 3    | T              | RLM0_PLLT_FB_A | PR42A         | 3    | T              | RLM0_PLLT_FB_A |
| Y22         | PR37B         | 3    | C <sup>3</sup> | -              | PR41B         | 3    | C <sup>3</sup> | -              |
| Y21         | PR37A         | 3    | T <sup>3</sup> | DQS            | PR41A         | 3    | T <sup>3</sup> | DQS            |
| W22         | PR36B         | 3    | -              | -              | PR40B         | 3    | -              | -              |
| W21         | PR35A         | 3    | -              | VREF1_3        | PR39A         | 3    | -              | VREF1_3        |
| P17         | PR34B         | 3    | C <sup>3</sup> | -              | PR38B         | 3    | C <sup>3</sup> | -              |
| P18         | PR34A         | 3    | T <sup>3</sup> | -              | PR38A         | 3    | T <sup>3</sup> | -              |
| -           | GNDIO3        | 3    | -              | -              | GNDIO3        | 3    | -              | -              |
| R19         | PR33B         | 3    | C              | -              | PR37B         | 3    | C              | -              |
| R20         | PR33A         | 3    | T              | -              | PR37A         | 3    | T              | -              |
| V22         | PR32B         | 3    | C <sup>3</sup> | -              | PR36B         | 3    | C <sup>3</sup> | -              |
| V21         | PR32A         | 3    | T <sup>3</sup> | -              | PR36A         | 3    | T <sup>3</sup> | -              |
| U22         | PR30B         | 3    | C <sup>3</sup> | -              | PR34B         | 3    | C <sup>3</sup> | -              |
| U21         | PR30A         | 3    | T <sup>3</sup> | -              | PR34A         | 3    | T <sup>3</sup> | -              |
| P19         | PR29B         | 3    | C              | RLM0_PLLC_IN_A | PR33B         | 3    | C              | RLM0_PLLC_IN_A |
| P20         | PR29A         | 3    | T              | RLM0_PLLT_IN_A | PR33A         | 3    | T              | RLM0_PLLT_IN_A |
| -           | GNDIO3        | 3    | -              | -              | GNDIO3        | 3    | -              | -              |
| T22         | PR28B         | 3    | C <sup>3</sup> | -              | PR32B         | 3    | C <sup>3</sup> | -              |
| T21         | PR28A         | 3    | T <sup>3</sup> | DQS            | PR32A         | 3    | T <sup>3</sup> | DQS            |
| R22         | PR27B         | 3    | -              | -              | PR31B         | 3    | -              | -              |
| R21         | PR26A         | 3    | -              | VREF2_3        | PR30A         | 3    | -              | VREF2_3        |
| N19         | PR25B         | 3    | C <sup>3</sup> | -              | PR29B         | 3    | C <sup>3</sup> | -              |
| N20         | PR25A         | 3    | T <sup>3</sup> | -              | PR29A         | 3    | T <sup>3</sup> | -              |
| N18         | PR24B         | 3    | C              | -              | PR28B         | 3    | C              | -              |
| M18         | PR24A         | 3    | T              | -              | PR28A         | 3    | T              | -              |
| -           | GNDIO3        | 3    | -              | -              | GNDIO3        | 3    | -              | -              |
| P22         | PR23B         | 3    | C <sup>3</sup> | -              | PR27B         | 3    | C <sup>3</sup> | -              |
| P21         | PR23A         | 3    | T <sup>3</sup> | -              | PR27A         | 3    | T <sup>3</sup> | -              |
| N22         | -             | -    | -              | -              | PR26B         | 3    | C <sup>3</sup> | -              |
| N21         | -             | -    | -              | -              | PR26A         | 3    | T <sup>3</sup> | -              |
| M19         | -             | -    | -              | -              | PR25B         | 3    | -              | -              |
| M20         | GNDP1         | -    | -              | -              | GNDP1         | -    | -              | -              |
| L18         | VCCP1         | -    | -              | -              | VCCP1         | -    | -              | -              |
| M21         | -             | -    | -              | -              | PR24A         | 2    | -              | -              |
| M22         | PR22B         | 2    | C <sup>3</sup> | -              | PR23B         | 2    | C <sup>3</sup> | -              |
| L22         | PR22A         | 2    | T <sup>3</sup> | -              | PR23A         | 2    | T <sup>3</sup> | -              |
| -           | GNDIO2        | 2    | -              | -              | GNDIO2        | 2    | -              | -              |
| L19         | -             | -    | -              | -              | PR22B         | 2    | C <sup>3</sup> | -              |
| L20         | -             | -    | -              | -              | PR22A         | 2    | T <sup>3</sup> | -              |
| L21         | PR21B         | 2    | C              | PCLKC2_0       | PR21B         | 2    | C              | PCLKC2_0       |
| K22         | PR21A         | 2    | T              | PCLKT2_0       | PR21A         | 2    | T              | PCLKT2_0       |

**LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)**

| Ball Number | LFXP15        |      |              |               | LFXP20        |      |              |               |
|-------------|---------------|------|--------------|---------------|---------------|------|--------------|---------------|
|             | Ball Function | Bank | Differential | Dual Function | Ball Function | Bank | Differential | Dual Function |
| D18         | -             | -    | -            | -             | PT55B         | 1    | C            | -             |
| E18         | -             | -    | -            | -             | PT55A         | 1    | T            | -             |
| C19         | -             | -    | -            | -             | PT54B         | 1    | C            | -             |
| C18         | -             | -    | -            | -             | PT54A         | 1    | T            | -             |
| C21         | -             | -    | -            | -             | PT53B         | 1    | C            | -             |
| -           | GNDIO1        | 1    | -            | -             | GNDIO1        | 1    | -            | -             |
| B21         | -             | -    | -            | -             | PT53A         | 1    | T            | -             |
| E17         | PT48B         | 1    | C            | -             | PT52B         | 1    | C            | -             |
| E16         | PT48A         | 1    | T            | -             | PT52A         | 1    | T            | -             |
| C17         | PT47B         | 1    | C            | -             | PT51B         | 1    | C            | -             |
| D17         | PT47A         | 1    | T            | DQS           | PT51A         | 1    | T            | DQS           |
| F17         | PT46B         | 1    | -            | -             | PT50B         | 1    | -            | -             |
| F16         | PT45A         | 1    | -            | -             | PT49A         | 1    | -            | -             |
| C16         | PT44B         | 1    | C            | -             | PT48B         | 1    | C            | -             |
| D16         | PT44A         | 1    | T            | -             | PT48A         | 1    | T            | -             |
| A20         | PT43B         | 1    | C            | -             | PT47B         | 1    | C            | -             |
| -           | GNDIO1        | 1    | -            | -             | GNDIO1        | 1    | -            | -             |
| B20         | PT43A         | 1    | T            | -             | PT47A         | 1    | T            | -             |
| A19         | PT42B         | 1    | C            | -             | PT46B         | 1    | C            | -             |
| B19         | PT42A         | 1    | T            | -             | PT46A         | 1    | T            | -             |
| C15         | PT41B         | 1    | C            | -             | PT45B         | 1    | C            | -             |
| D15         | PT41A         | 1    | T            | -             | PT45A         | 1    | T            | -             |
| A18         | PT40B         | 1    | C            | -             | PT44B         | 1    | C            | -             |
| B18         | PT40A         | 1    | T            | -             | PT44A         | 1    | T            | -             |
| F15         | PT39B         | 1    | C            | VREF1_1       | PT43B         | 1    | C            | VREF1_1       |
| -           | GNDIO1        | 1    | -            | -             | GNDIO1        | 1    | -            | -             |
| E15         | PT39A         | 1    | T            | DQS           | PT43A         | 1    | T            | DQS           |
| A17         | PT38B         | 1    | -            | -             | PT42B         | 1    | -            | -             |
| B17         | PT37A         | 1    | -            | -             | PT41A         | 1    | -            | -             |
| E14         | PT36B         | 1    | C            | -             | PT40B         | 1    | C            | -             |
| F14         | PT36A         | 1    | T            | -             | PT40A         | 1    | T            | -             |
| D14         | PT35B         | 1    | C            | -             | PT39B         | 1    | C            | -             |
| C14         | PT35A         | 1    | T            | D0            | PT39A         | 1    | T            | D0            |
| A16         | PT34B         | 1    | C            | D1            | PT38B         | 1    | C            | D1            |
| B16         | PT34A         | 1    | T            | VREF2_1       | PT38A         | 1    | T            | VREF2_1       |
| A15         | PT33B         | 1    | C            | -             | PT37B         | 1    | C            | -             |
| B15         | PT33A         | 1    | T            | D2            | PT37A         | 1    | T            | D2            |
| -           | GNDIO1        | 1    | -            | -             | GNDIO1        | 1    | -            | -             |
| E13         | PT32B         | 1    | C            | D3            | PT36B         | 1    | C            | D3            |
| D13         | PT32A         | 1    | T            | -             | PT36A         | 1    | T            | -             |
| C13         | PT31B         | 1    | C            | -             | PT35B         | 1    | C            | -             |
| B13         | PT31A         | 1    | T            | DQS           | PT35A         | 1    | T            | DQS           |

---

**Industrial (Cont.)**

| Part Number    | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs  |
|----------------|------|---------|-------|---------|------|-------|-------|
| LFXP15E-3F484I | 300  | 1.2V    | -3    | fpBGA   | 484  | IND   | 15.5K |
| LFXP15E-4F484I | 300  | 1.2V    | -4    | fpBGA   | 484  | IND   | 15.5K |
| LFXP15E-3F388I | 268  | 1.2V    | -3    | fpBGA   | 388  | IND   | 15.5K |
| LFXP15E-4F388I | 268  | 1.2V    | -4    | fpBGA   | 388  | IND   | 15.5K |
| LFXP15E-3F256I | 188  | 1.2V    | -3    | fpBGA   | 256  | IND   | 15.5K |
| LFXP15E-4F256I | 188  | 1.2V    | -4    | fpBGA   | 256  | IND   | 15.5K |

| Part Number    | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs  |
|----------------|------|---------|-------|---------|------|-------|-------|
| LFXP20E-3F484I | 340  | 1.2V    | -3    | fpBGA   | 484  | IND   | 19.7K |
| LFXP20E-4F484I | 340  | 1.2V    | -4    | fpBGA   | 484  | IND   | 19.7K |
| LFXP20E-3F388I | 268  | 1.2V    | -3    | fpBGA   | 388  | IND   | 19.7K |
| LFXP20E-4F388I | 268  | 1.2V    | -4    | fpBGA   | 388  | IND   | 19.7K |
| LFXP20E-3F256I | 188  | 1.2V    | -3    | fpBGA   | 256  | IND   | 19.7K |
| LFXP20E-4F256I | 188  | 1.2V    | -4    | fpBGA   | 256  | IND   | 19.7K |

**Commercial (Cont.)**

| Part Number     | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs  |
|-----------------|------|---------|-------|---------|------|-------|-------|
| LFXP15E-3FN484C | 300  | 1.2V    | -3    | fpBGA   | 484  | COM   | 15.5K |
| LFXP15E-4FN484C | 300  | 1.2V    | -4    | fpBGA   | 484  | COM   | 15.5K |
| LFXP15E-5FN484C | 300  | 1.2V    | -5    | fpBGA   | 484  | COM   | 15.5K |
| LFXP15E-3FN388C | 268  | 1.2V    | -3    | fpBGA   | 388  | COM   | 15.5K |
| LFXP15E-4FN388C | 268  | 1.2V    | -4    | fpBGA   | 388  | COM   | 15.5K |
| LFXP15E-5FN388C | 268  | 1.2V    | -5    | fpBGA   | 388  | COM   | 15.5K |
| LFXP15E-3FN256C | 188  | 1.2V    | -3    | fpBGA   | 256  | COM   | 15.5K |
| LFXP15E-4FN256C | 188  | 1.2V    | -4    | fpBGA   | 256  | COM   | 15.5K |
| LFXP15E-5FN256C | 188  | 1.2V    | -5    | fpBGA   | 256  | COM   | 15.5K |

| Part Number     | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs  |
|-----------------|------|---------|-------|---------|------|-------|-------|
| LFXP20E-3FN484C | 340  | 1.2V    | -3    | fpBGA   | 484  | COM   | 19.7K |
| LFXP20E-4FN484C | 340  | 1.2V    | -4    | fpBGA   | 484  | COM   | 19.7K |
| LFXP20E-5FN484C | 340  | 1.2V    | -5    | fpBGA   | 484  | COM   | 19.7K |
| LFXP20E-3FN388C | 268  | 1.2V    | -3    | fpBGA   | 388  | COM   | 19.7K |
| LFXP20E-4FN388C | 268  | 1.2V    | -4    | fpBGA   | 388  | COM   | 19.7K |
| LFXP20E-5FN388C | 268  | 1.2V    | -5    | fpBGA   | 388  | COM   | 19.7K |
| LFXP20E-3FN256C | 188  | 1.2V    | -3    | fpBGA   | 256  | COM   | 19.7K |
| LFXP20E-4FN256C | 188  | 1.2V    | -4    | fpBGA   | 256  | COM   | 19.7K |
| LFXP20E-5FN256C | 188  | 1.2V    | -5    | fpBGA   | 256  | COM   | 19.7K |

**Industrial**

| Part Number    | I/Os | Voltage      | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|--------------|-------|---------|------|-------|------|
| LFXP3C-3QN208I | 136  | 1.8/2.5/3.3V | -3    | PQFP    | 208  | IND   | 3.1K |
| LFXP3C-4QN208I | 136  | 1.8/2.5/3.3V | -4    | PQFP    | 208  | IND   | 3.1K |
| LFXP3C-3TN144I | 100  | 1.8/2.5/3.3V | -3    | TQFP    | 144  | IND   | 3.1K |
| LFXP3C-4TN144I | 100  | 1.8/2.5/3.3V | -4    | TQFP    | 144  | IND   | 3.1K |
| LFXP3C-3TN100I | 62   | 1.8/2.5/3.3V | -3    | TQFP    | 100  | IND   | 3.1K |
| LFXP3C-4TN100I | 62   | 1.8/2.5/3.3V | -4    | TQFP    | 100  | IND   | 3.1K |

| Part Number    | I/Os | Voltage      | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|--------------|-------|---------|------|-------|------|
| LFXP6C-3FN256I | 188  | 1.8/2.5/3.3V | -3    | fpBGA   | 256  | IND   | 5.8K |
| LFXP6C-4FN256I | 188  | 1.8/2.5/3.3V | -4    | fpBGA   | 256  | IND   | 5.8K |
| LFXP6C-3QN208I | 142  | 1.8/2.5/3.3V | -3    | PQFP    | 208  | IND   | 5.8K |
| LFXP6C-4QN208I | 142  | 1.8/2.5/3.3V | -4    | PQFP    | 208  | IND   | 5.8K |
| LFXP6C-3TN144I | 100  | 1.8/2.5/3.3V | -3    | TQFP    | 144  | IND   | 5.8K |
| LFXP6C-4TN144I | 100  | 1.8/2.5/3.3V | -4    | TQFP    | 144  | IND   | 5.8K |

| Date                      | Version         | Section                                  | Change Summary                                                                                          |
|---------------------------|-----------------|------------------------------------------|---------------------------------------------------------------------------------------------------------|
| September 2005<br>(cont.) | 03.0<br>(cont.) | DC and Switching Characteristics (cont.) | Updated Typical Building Block Function Performance timing numbers.                                     |
|                           |                 |                                          | Updated External Switching Characteristics timing numbers.                                              |
|                           |                 |                                          | Updated Internal Timing Parameters.                                                                     |
|                           |                 |                                          | Updated LatticeXP Family timing adders.                                                                 |
|                           |                 |                                          | Updated LatticeXP "C" Sleep Mode timing numbers.                                                        |
|                           |                 |                                          | Updated JTAG Port Timing numbers.                                                                       |
|                           |                 | Pinout Information                       | Added clarification to SLEEPN and TOE description.                                                      |
|                           |                 |                                          | Clarification of dedicated LVDS outputs.                                                                |
|                           |                 | Supplemental Information                 | Updated list of technical notes.                                                                        |
| September 2005            | 03.1            | Pinout Information                       | Power Supply and NC Connections table corrected VCCP1 pin number for 208 PQFP.                          |
| December 2005             | 04.0            | Introduction                             | Moved data sheet from Advance to Final.                                                                 |
|                           |                 | Architecture                             | Added clarification to Typical I/O Behavior During Power-up section.                                    |
|                           |                 | DC and Switching Characteristics         | Added clarification to Recommended Operating Conditions.                                                |
|                           |                 |                                          | Updated timing numbers.                                                                                 |
|                           |                 | Pinout Information                       | Updated Signal Descriptions table.                                                                      |
|                           |                 |                                          | Added clarification to Differential I/O Per Bank.                                                       |
|                           |                 |                                          | Updated Differential dedicated LVDS output support.                                                     |
|                           |                 | Ordering Information                     | Added 208 PQFP lead-free package and ordering part numbers.                                             |
| February 2006             | 04.1            | Pinout Information                       | Corrected description of Signal Names VREF1(x) and VREF2(x).                                            |
| March 2006                | 04.2            | DC and Switching Characteristics         | Corrected condition for IIL and IIH.                                                                    |
| March 2006                | 04.3            | DC and Switching Characteristics         | Added clarification to Recommended Operating Conditions for VCCAUX.                                     |
| April 2006                | 04.4            | Pinout Information                       | Removed Bank designator "5" from SLEEPN/TOE ball function.                                              |
| May 2006                  | 04.5            | DC and Switching Characteristics         | Added footnote 2 regarding threshold level for PROGRAMN to sysCON-FIG Port Timing Specifications table. |
| June 2006                 | 04.6            | DC and Switching Characteristics         | Corrected LVDS25E Output Termination Example.                                                           |
| August 2006               | 04.7            | Architecture                             | Added clarification to Typical I/O Behavior During Power-Up section.                                    |
|                           |                 |                                          | Added clarification to Left and Right sysIO Buffer Pair section.                                        |
|                           |                 | DC and Switching Characteristics         | Changes to LVDS25E Output Termination Example diagram.                                                  |
| December 2006             | 04.8            | Architecture                             | EBR Asynchronous Reset section added.                                                                   |
| February 2007             | 04.9            | Architecture                             | Updated EBR Asynchronous Reset section.                                                                 |
| July 2007                 | 05.0            | Introduction                             | Updated LatticeXP Family Selection Guide table.                                                         |
|                           |                 | Architecture                             | Updated Typical I/O Behavior During Power-up text section.                                              |
|                           |                 | DC and Switching Characteristics         | Updated sysIO Single-Ended DC Electrical Characteristics table. Split out LVCMOS 1.2 by supply voltage. |
| November 2007             | 05.1            | DC and Switching Characteristics         | Added JTAG Port Timing Waveforms diagram.                                                               |
|                           |                 | Pinout Information                       | Added Thermal Management text section.                                                                  |
|                           |                 | Supplemental Information                 | Updated title list.                                                                                     |