

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	15000
Total RAM Bits	331776
Number of I/O	268
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	388-BBGA
Supplier Device Package	388-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp15e-3fn388c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 2-1. LatticeXP Top Level Block Diagram



#### **PFU and PFF Blocks**

The core of the LatticeXP devices consists of PFU and PFF blocks. The PFUs can be programmed to perform Logic, Arithmetic, Distributed RAM and Distributed ROM functions. PFF blocks can be programmed to perform Logic, Arithmetic and ROM functions. Except where necessary, the remainder of the data sheet will use the term PFU to refer to both PFU and PFF blocks.

Each PFU block consists of four interconnected slices, numbered 0-3 as shown in Figure 2-2. All the interconnections to and from PFU blocks are from routing. There are 53 inputs and 25 outputs associated with each PFU block.

Figure 2-2. PFU Diagram




Table 2-1. Slice Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	MO	Multipurpose Input
Input	Multi-purpose	M1	Multipurpose Input
Input	Control signal	CE	Clock Enable
Input	Control signal	LSR	Local Set/Reset
Input	Control signal	CLK	System Clock
Input	Inter-PFU signal	FCIN	Fast Carry In <sup>1</sup>
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register Outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 <sup>2</sup> MUX depending on the slice
Output	Inter-PFU signal	FCO	For the right most PFU the fast carry chain output <sup>1</sup>

<sup>1.</sup> See Figure 2-2 for connection details.

#### **Modes of Operation**

Each Slice is capable of four modes of operation: Logic, Ripple, RAM and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

Table 2-2. Slice Modes

	Logic	Ripple	RAM	ROM
PFU Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	SP 16x2	ROM 16x1 x 2
PFF Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	N/A	ROM 16x1 x 2

**Logic Mode:** In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other Slices.

**Ripple Mode:** Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- · Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- · Ripple mode multiplier building block
- · Comparator functions of A and B inputs
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B

Two additional signals: Carry Generate and Carry Propagate are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

**RAM Mode:** In this mode, distributed RAM can be constructed using each LUT block as a 16x1-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.

<sup>2.</sup> Requires two PFUs.

Table 2-4. PFU Modes of Operation

Logic	Ripple	RAM <sup>1</sup>	ROM
LUT 4x8 or MUX 2x1 x 8	2-bit Add x 4	SPR16x2 x 4 DPR16x2 x 2	ROM16x1 x 8
LUT 5x4 or MUX 4x1 x 4	2-bit Sub x 4	SPR16x4 x 2 DPR16x4 x 1	ROM16x2 x 4
LUT 6x 2 or MUX 8x1 x 2	2-bit Counter x 4	SPR16x8 x 1	ROM16x4 x 2
LUT 7x1 or MUX 16x1 x 1	2-bit Comp x 4		ROM16x8 x 1

<sup>1.</sup> These modes are not available in PFF blocks

#### Routing

There are many resources provided in the LatticeXP devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with x1 (spans two PFU), x2 (spans three PFU) and x6 (spans seven PFU). The x1 and x2 connections provide fast and efficient connections in horizontal, vertical and diagonal directions. The x2 and x6 resources are buffered allowing both short and long connections routing between PFUs.

The ispLEVER design tool takes the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.


### **Clock Distribution Network**

The clock inputs are selected from external I/O, the sysCLOCK<sup>™</sup> PLLs or routing. These clock inputs are fed through the chip via a clock distribution system.

#### **Primary Clock Sources**

LatticeXP devices derive clocks from three primary sources: PLL outputs, dedicated clock inputs and routing. LatticeXP devices have two to four sysCLOCK PLLs, located on the left and right sides of the device. There are four dedicated clock inputs, one on each side of the device. Figure 2-5 shows the 20 primary clock sources.

Figure 2-5. Primary Clock Sources




Note: Smaller devices have two PLLs.

### **Secondary Clock Sources**

LatticeXP devices have four secondary clock resources per quadrant. The secondary clock branches are tapped at every PFU. These secondary clock networks can also be used for controls and high fanout data. These secondary clocks are derived from four clock input pads and 16 routing signals as shown in Figure 2-6.

Figure 2-17. PIC Diagram



In the LatticeXP family, seven PIOs or four (3.5) PICs are grouped together to provide two LVDS differential pairs, one PIC pair and one single I/O, as shown in Figure 2-18.

Two adjacent PIOs can be joined to provide a differential I/O pair (labeled as "T" and "C"). The PAD Labels "T" and "C" distinguish the two PIOs. Only the PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs.

One of every 14 PIOs (a group of 8 PICs) contains a delay element to facilitate the generation of DQS signals as shown in Figure 2-19. The DQS signal feeds the DQS bus which spans the set of 13 PIOs (8 PICs). The DQS signal from the bus is used to strobe the DDR data from the memory into input register blocks. This interface is designed for memories that support one DQS strobe per eight bits of data.

The exact DQS pins are shown in a dual function in the Logic Signal Connections table in this data sheet. Additional detail is provided in the Signal Descriptions table in this data sheet.

Figure 2-18. Group of Seven PIOs





Figure 2-19. DQS Routing



### **PIO**


The PIO contains four blocks: an input register block, output register block, tristate register block and a control logic block. These blocks contain registers for both single data rate (SDR) and double data rate (DDR) operation along with the necessary clock and selection logic. Programmable delay lines used to shift incoming clock and data signals are also included in these blocks.

#### **Input Register Block**

The input register block contains delay elements and registers that can be used to condition signals before they are passed to the device core. Figure 2-20 shows the diagram of the input register block.


Input signals are fed from the sysIO buffer to the input register block (as signal DI). If desired the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), a clock (INCK) and

Figure 2-23. Output Register Block



\*Latch is transparent when input is low.

Figure 2-24. ODDRXB Primitive



#### **Tristate Register Block**

The tristate register block provides the ability to register tri-state control signals from the core of the device before they are passed to the syslO buffers. The block contains a register for SDR operation and an additional latch for DDR operation. Figure 2-25 shows the diagram of the Tristate Register Block.

In SDR mode, ONEG1 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured a D-type or latch. In DDR mode, ONEG1 is fed into one register on the positive edge of the clock and OPOS1 is latched. A multiplexer running off the same clock selects the correct register for feeding to the output (D0).

master serial clock is 2.5MHz. Table 2-10 lists all the available Master Serial Clock frequencies. When a different Master Serial Clock is selected during the design process, the following sequence takes place:

- 1. User selects a different Master Serial Clock frequency for configuration.
- 2. During configuration the device starts with the default (2.5MHz) Master Serial Clock frequency.
- 3. The clock configuration settings are contained in the early configuration bit stream.
- 4. The Master Serial Clock frequency changes to the selected frequency once the clock configuration bits are received.

For further information on the use of this oscillator for configuration, please see details of additional technical documentation at the end of this data sheet.

Table 2-10. Selectable Master Serial Clock (CCLK) Frequencies During Configuration

CCLK (MHz)	CCLK (MHz)	CCLK (MHz)
2.5 <sup>1</sup>	13	45
4.3	15	51
5.4	20	55
6.9	26	60
8.1	30	130
9.2	34	_
10.0	41	_

<sup>1.</sup> Default

### **Density Shifting**

The LatticeXP family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.


## LatticeXP Internal Timing Parameters<sup>1</sup>

### **Over Recommended Operating Conditions**

		-5		-4		-3		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
PFU/PFF Logic	Mode Timing		•					
t <sub>LUT4_PFU</sub>	LUT4 Delay (A to D Inputs to F Output)		0.28	_	0.34		0.40	ns
t <sub>LUT6_PFU</sub>	LUT6 Delay (A to D Inputs to OFX Output)		0.44	_	0.53		0.63	ns
t <sub>LSR_PFU</sub>	Set/Reset to Output of PFU		0.90	_	1.08		1.29	ns
t <sub>SUM_PFU</sub>	Clock to Mux (M0,M1) Input Setup Time	0.13	—	0.15	—	0.19	_	ns
t <sub>HM_PFU</sub>	Clock to Mux (M0,M1) Input Hold Time	-0.04	_	-0.03	—	-0.03	_	ns
t <sub>SUD_PFU</sub>	Clock to D Input Setup Time	0.13	_	0.16		0.19	_	ns
t <sub>HD_PFU</sub>	Clock to D Input Hold Time	-0.03	—	-0.02	—	-0.02	_	ns
t <sub>CK2Q_PFU</sub>	Clock to Q Delay, D-type Register Configuration		0.40	_	0.48		0.58	ns
t <sub>LE2Q_PFU</sub>	Clock to Q Delay Latch Configuration	_	0.53	_	0.64	_	0.76	ns
t <sub>LD2Q_PFU</sub>	D to Q Throughput Delay when Latch is Enabled		0.55	_	0.66		0.79	ns
PFU Dual Port I	Memory Mode Timing		•					
t <sub>CORAM_PFU</sub>	Clock to Output	_	0.40	_	0.48		0.58	ns
t <sub>SUDATA_PFU</sub>	Data Setup Time	-0.18	—	-0.14	—	-0.11	_	ns
t <sub>HDATA_PFU</sub>	Data Hold Time	0.28	_	0.34		0.40	_	ns
t <sub>SUADDR_PFU</sub>	Address Setup Time	-0.46	—	-0.37	—	-0.30	_	ns
t <sub>HADDR_PFU</sub>	Address Hold Time	0.71	_	0.85		1.02	_	ns
t <sub>SUWREN_PFU</sub>	Write/Read Enable Setup Time	-0.22	_	-0.17		-0.14	_	ns
t <sub>HWREN_PFU</sub>	Write/Read Enable Hold Time	0.33	—	0.40	—	0.48	_	ns
PIC Timing			·	•	•			
PIO Input/Output	ut Buffer Timing							
t <sub>IN_PIO</sub>	Input Buffer Delay		0.62	_	0.72		0.85	ns
t <sub>OUT_PIO</sub>	Output Buffer Delay	_	2.12	_	2.54		3.05	ns
IOLOGIC Input/	Output Timing		•					
t <sub>SUI_PIO</sub>	Input Register Setup Time (Data Before Clock)	1.35	_	1.83	_	2.37	_	ns
t <sub>HI_PIO</sub>	Input Register Hold Time (Data After Clock)	0.05	_	0.05		0.05	_	ns
t <sub>COO_PIO</sub>	Output Register Clock to Output Delay	_	0.36	_	0.44	_	0.52	ns
t <sub>SUCE_PIO</sub>	Input Register Clock Enable Setup Time	-0.09	_	-0.07	_	-0.06	_	ns
t <sub>HCE_PIO</sub>	Input Register Clock Enable Hold Time	0.13	_	0.16	_	0.19	_	ns
t <sub>SULSR_PIO</sub>	Set/Reset Setup Time	0.19	_	0.23	—	0.28	_	ns
t <sub>HLSR_PIO</sub>	Set/Reset Hold Time	-0.14	_	-0.11	_	-0.09		ns
EBR Timing								
t <sub>CO_EBR</sub>	Clock to Output from Address or Data	_	4.01	_	4.81	_	5.78	ns
t <sub>COO_EBR</sub>	Clock to Output from EBR Output Register	_	0.81	_	0.97	_	1.17	ns
t <sub>SUDATA_EBR</sub>	Setup Data to EBR Memory	-0.26	_	-0.21	_	-0.17		ns
t <sub>HDATA_EBR</sub>	Hold Data to EBR Memory	0.41	_	0.49	—	0.59	_	ns
t <sub>SUADDR_EBR</sub>	Setup Address to EBR Memory	-0.26	_	-0.21	_	-0.17		ns
t <sub>HADDR_EBR</sub>	Hold Address to EBR Memory	0.41	_	0.49	_	0.59		ns
t <sub>SUWREN_EBR</sub>	Setup Write/Read Enable to EBR Memory	-0.17	_	-0.13	_	-0.11	_	ns
t <sub>HWREN_EBR</sub>	Hold Write/Read Enable to EBR Memory	0.26	_	0.31	_	0.37	_	ns
t <sub>SUCE_EBR</sub>	Clock Enable Setup Time to EBR Output Register	0.19	_	0.23	_	0.28	-	ns
t <sub>HCE_EBR</sub>	Clock Enable Hold Time to EBR Output Register	-0.13	_	-0.10	_	-0.08	_	ns


## **EBR Memory Timing Diagrams**

Figure 3-8. Read Mode (Normal)



Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive of the clock.

Figure 3-9. Read Mode with Input and Output Registers



### **Flash Download Time**

Symbol	Parar	neter	Min.	Тур.	Max.	Units
<sup>†</sup> REFRESH		LFXP3	_	1.1	1.7	ms
	PROGRAMN Low-to-	LFXP6	_	1.4	2.0	ms
	High. Transition to Done High.	LFXP10	_	0.9	1.5	ms
		LFXP15	_	1.1	1.7	ms
		LFXP20	_	1.3	1.9	ms


## **JTAG Port Timing Specifications**

#### **Over Recommended Operating Conditions**

Symbol	Parameter	Min.	Max.	Units
f <sub>MAX</sub>		_	25	MHz
t <sub>BTCP</sub>	TCK [BSCAN] clock pulse width	40	_	ns
t <sub>BTCPH</sub>	TCK [BSCAN] clock pulse width high	20	_	ns
t <sub>BTCPL</sub>	TCK [BSCAN] clock pulse width low	20	_	ns
t <sub>BTS</sub>	TCK [BSCAN] setup time	10	_	ns
t <sub>BTH</sub>	TCK [BSCAN] hold time	8	_	ns
t <sub>BTRF</sub>	TCK [BSCAN] rise/fall time	50	_	ns
t <sub>BTCO</sub>	TAP controller falling edge of clock to valid output	_	10	ns
t <sub>BTCODIS</sub>	TAP controller falling edge of clock to valid disable	_	10	ns
t <sub>BTCOEN</sub>	TAP controller falling edge of clock to valid enable	_	10	ns
t <sub>BTCRS</sub>	BSCAN test capture register setup time	8	_	ns
t <sub>BTCRH</sub>	BSCAN test capture register hold time	25	_	ns
t <sub>BUTCO</sub>	BSCAN test update register, falling edge of clock to valid output	_	25	ns
t <sub>BTUODIS</sub>	BSCAN test update register, falling edge of clock to valid disable	_	25	ns
t <sub>BTUPOEN</sub>	BSCAN test update register, falling edge of clock to valid enable	_	25	ns

Timing v.F0.11

Figure 3-12. JTAG Port Timing Waveforms



### **Switching Test Conditions**

Figure 3-13 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Figure 3-5.

Figure 3-13. Output Test Load, LVTTL and LVCMOS Standards




Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R <sub>1</sub>	CL	Timing Ref.	V <sub>T</sub>
			LVCMOS 3.3 = 1.5V	_
			LVCMOS 2.5 = V <sub>CCIO</sub> /2	_
LVTTL and other LVCMOS settings (L -> H, H -> L)	8	0pF	LVCMOS 1.8 = V <sub>CCIO</sub> /2	_
			LVCMOS 1.5 = V <sub>CCIO</sub> /2	_
			LVCMOS 1.2 = V <sub>CCIO</sub> /2	_
LVCMOS 2.5 I/O (Z -> H)			V <sub>CCIO</sub> /2	V <sub>OL</sub>
LVCMOS 2.5 I/O (Z -> L)	188	0pF	V <sub>CCIO</sub> /2	V <sub>OH</sub>
LVCMOS 2.5 I/O (H -> Z)	100	υρι	V <sub>OH</sub> - 0.15	V <sub>OL</sub>
LVCMOS 2.5 I/O (L -> Z)			V <sub>OL</sub> + 0.15	V <sub>OH</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.

## Pin Information Summary<sup>1</sup>

Single Ended User I/O		XP3			XP6			
Differential Pair User I/O²   19   35   56   35   58   80	Pin Type		100 TQFP	144 TQFP	208 PQFP	144 TQFP	208 PQFP	256 fpBGA
Dedicated	2 -		62	100	136	100	142	188
Muxed	Differential Pair User I/O <sup>2</sup>		19	35	56	35	58	80
Muxed	Configuration	Dedicated	11	11	11	11	11	11
Dedicated (total without supplies)	Corniguration	Muxed	14	14	14	144 TQFP   208 100   35   11   14   5   6   4   2   2   1   1   1   1   1   1   1   1	14	14
VCC         2         4         8         4         8         8           VCCAUX         2         2         2         2         2         2         4           VCCPLL         2         <	TAP		5	5	5	5	5	5
Vacaux   2	Dedicated (total without s	supplies)	6	6	6	6	6	6
Variable   Variable	V <sub>CC</sub>		2	4	8	4	8	8
Bank0	V <sub>CCAUX</sub>		2	2	2	2	2	4
VCCIO         Bank1         1         1         2         1         2         2           Bank2         1         1         1         2         1         2         2           Bank3         1         1         2         1         2         2           Bank4         1         2         2         2         2         2           Bank5         1         1         2         1         2         2         2           Bank6         1         1         2         1         2	V <sub>CCPLL</sub>		2	2	2	2	2	2
VCCIO         Bank2 Bank3         1         1         2         1         2         2           Bank4 Bank4         1         2 <td></td> <td>Bank0</td> <td>1</td> <td>1</td> <td>2</td> <td>1</td> <td>2</td> <td>2</td>		Bank0	1	1	2	1	2	2
VCCIO         Bank3         1         1         2         1         2         2           Bank4         1         2         2         2         2         2           Bank5         1         1         2         1         2         2           Bank6         1         1         2         1         2         2           GND         10         13         24         13         24         24           GND <sub>PLL</sub> 2         2		Bank1	1	1	2	1	2	2
Bank4		Bank2	1	1	2	1	2	2
Bank5	V	Bank3	1	1	2	1	2	2
Bank6	VCCIO	Bank4	1	2	2	2	2	2
Bank7		Bank5	1	1	2	1	2	2
GND		Bank6	1	1	2	1	2	2
GND <sub>PLL</sub> 2 2 2 2 2 2  NC  0 0 0 6 0 0 0  Bank0 8/2 12/3 20/8 12/3 20/8 26/11  Bank1 9/0 12/2 18/6 12/2 18/6 26/11  Bank2 8/3 12/5 14/6 12/5 17/7 21/9  Single Ended/Differential I/O per Bank2 8/3 12/5 14/6 21/9 14/6 21/9 26/11  Bank4 5/2 14/6 21/9 14/6 21/9 26/11		Bank7	1	1	2	1	2	2
NC 0 0 6 0 0 0  Bank0 8/2 12/3 20/8 12/3 20/8 26/11  Bank1 9/0 12/2 18/6 12/2 18/6 26/11  Bank2 8/3 12/5 14/6 12/5 17/7 21/9  Single Ended/Differential I/O per Bank2 8/3 6/2 13/5 14/6 13/5 14/6 21/9  Bank4 5/2 14/6 21/9 14/6 21/9 26/11  Bank5 12/4 12/4 21/9 12/4 21/9 26/11	GND		10	13	24	13	24	24
Bank0     8/2     12/3     20/8     12/3     20/8     26/11       Bank1     9/0     12/2     18/6     12/2     18/6     26/11       Bank2     8/3     12/5     14/6     12/5     17/7     21/9       Single Ended/Differential I/O per Bank²     Bank3     6/2     13/5     14/6     13/5     14/6     21/9       Bank4     5/2     14/6     21/9     14/6     21/9     26/11       Bank5     12/4     12/4     21/9     12/4     21/9     26/11	GND <sub>PLL</sub>		2	2	2	2	2	2
Bank1 9/0 12/2 18/6 12/2 18/6 26/11 Bank2 8/3 12/5 14/6 12/5 17/7 21/9 Single Ended/Differential I/O per Bank² 6/2 13/5 14/6 13/5 14/6 21/9 Bank4 5/2 14/6 21/9 14/6 21/9 26/11 Bank5 12/4 12/4 21/9 12/4 21/9 26/11	NC		0	0	6	0	0	0
Single Ended/Differential I/O per Bank²     Bank2     8/3     12/5     14/6     12/5     17/7     21/9       Bank3     6/2     13/5     14/6     13/5     14/6     21/9       Bank4     5/2     14/6     21/9     14/6     21/9     26/11       Bank5     12/4     12/4     21/9     12/4     21/9     26/11		Bank0	8/2	12/3	20/8	12/3	20/8	26/11
Single Ended/Differential I/O per Bank²     Bank3     6/2     13/5     14/6     13/5     14/6     21/9       Bank4     5/2     14/6     21/9     14/6     21/9     26/11       Bank5     12/4     12/4     21/9     12/4     21/9     26/11		Bank1	9/0	12/2	18/6	12/2	18/6	26/11
I/O per Bank <sup>2</sup> Bank4  5/2  14/6  21/9  14/6  21/9  26/11  21/9  26/11		Bank2	8/3	12/5	14/6	12/5	17/7	21/9
Bank5 12/4 12/4 21/9 12/4 21/9 26/11	Cirigio Erraca, Binoronia	Bank3	6/2	13/5	14/6	13/5	14/6	21/9
	I/O per Bank <sup>2</sup>	Bank4	5/2	14/6	21/9	14/6	21/9	26/11
Donks 40 40/5 44/0 40/5 47/7 04/9		Bank5	12/4	12/4	21/9	12/4	21/9	26/11
Banko   4/2   13/5   14/6   13/5   1///   21/9		Bank6	4/2	13/5	14/6	13/5	17/7	21/9
Bank7 10/4 12/5 14/6 12/5 14/6 21/9		Bank7	10/4	12/5	14/6	12/5	14/6	21/9
V <sub>CCJ</sub> 1 1 1 1 1 1	V <sub>CCJ</sub>	•	1	1	1	1	1	1

<sup>1.</sup> During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.

<sup>2.</sup> The differential I/O per bank includes both dedicated LVDS and emulated LVDS pin pairs. Please see the Logic Signal Connections table for more information.

## LFXP3 Logic Signal Connections: 100 TQFP (Cont.)

Pin Number	Pin Function	Bank	Differential	Dual Function
88	PT14B	1	-	D7
89	PT13B	0	С	BUSY
90	GNDIO0	0	-	-
91	PT13A	0	Т	CS1N
92	PT12B	0	С	PCLKC0_0
93	PT12A	0	Т	PCLKT0_0
94	VCCIO0	0	-	-
95	PT9A	0	-	DOUT
96	PT8A	0	-	WRITEN
97	PT6A	0	-	DI
98	PT5A	0	-	CSN
99	GND	-	-	-
100	CFG0	0	-	-

Applies to LFXP "C" only.
 Applies to LFXP "E" only.
 Supports dedicated LVDS outputs.

## LFXP3 & LFXP6 Logic Signal Connections: 208 PQFP (Cont.)

Pin			LFXP3				LFXP6	
Number	Pin Function	Bank	Differential	<b>Dual Function</b>	Pin Function	Bank	Differential	<b>Dual Function</b>
185	PT13A	0	Т	CS1N	PT16A	0	Т	CS1N
186	PT12B	0	С	PCLKC0_0	PT15B	0	С	PCLKC0_0
187	PT12A	0	Т	PCLKT0_0	PT15A	0	Т	PCLKT0_0
188	PT11B	0	С	-	PT14B	0	С	=
189	VCCIO0	0	-	-	VCCIO0	0	-	=
190	PT11A	0	Т	DQS	PT14A	0	Т	DQS
191	PT10B	0	-	-	PT13B	0	-	=
192	PT9A	0	-	DOUT	PT12A	0	-	DOUT
193	PT8B	0	С	-	PT11B	0	С	=
194	GNDIO0	0	-	-	GNDIO0	0	-	-
195	PT8A	0	Т	WRITEN	PT11A	0	Т	WRITEN
196	PT7B	0	С	-	PT10B	0	С	-
197	PT7A	0	Т	VREF1_0	PT10A	0	Т	VREF1_0
198	PT6B	0	С	-	PT9B	0	С	=
199	VCCIO0	0	-	-	VCCIO0	0	-	=
200	PT6A	0	Т	DI	PT9A	0	Т	DI
201	PT5B	0	С	-	PT8B	0	С	-
202	PT5A	0	T	CSN	PT8A	0	Т	CSN
203	PT4B	0	С	-	PT7B	0	С	=
204	PT4A	0	T	-	PT7A	0	Т	-
205	PT3B	0	-	VREF2_0	PT6B	0	-	VREF2_0
206	PT2B	0	-	-	PT5B	0	-	-
207	GND	-	-	-	GND	-	-	-
208	CFG0	0	-	-	CFG0	0	-	-

Applies to LFXP "C" only.
 Applies to LFXP "E" only.

<sup>3.</sup> Supports dedicated LVDS outputs.

## LFXP10, LFXP15 & LFXP20 Logic Signal Connections: 388 fpBGA (Cont.)

Ball Ball Ball Ball			1	LFXP15				LFXP20					
Number   Function   Bank   Diff.   Dual Function   Fu	Rall	LFXP10											
K12			Bank	Diff.	Dual Function		Bank	Diff.	<b>Dual Function</b>		Bank	Diff.	Dual Function
K13	K11	GND	-	-	-	GND	-	-	-	GND	-	-	-
K14	K12	GND	-	-	-	GND	-	-	-	GND	-	-	-
KS	K13	GND	-	-	-	GND	-	-	-	GND	-	-	-
L10	K14	GND	-	-	-	GND	-	-	-	GND	-	-	-
L11	K9	GND	-	-	-	GND	-	-	-	GND	-	-	-
L12	L10	GND	-	-	-	GND	-	-	-	GND	-	-	-
L13	L11	GND	-	-	-	GND	-	-	-	GND	-	-	-
L14	L12	GND	-	-	-	GND	-	-	-	GND	-	-	-
L9	L13	GND	-	-	-	GND	-	-	-	GND	-	-	-
M110   GND     GND     GND     GND     -   GND   -	L14	GND	-	-	-	GND	-	-	-	GND	-	-	-
M11         GND         -         -         GND         - </td <td>L9</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	L9	GND	-	-	-	GND	-	-	-	GND	-	-	-
M12   GND   -   -   GND   -	M10	GND	-	-	-	GND	-	-	-	GND	-	-	-
M12   GND   -   -   GND   -			-	-	-		-	-	-		-	-	-
M13   GND			-	-	-		-	-	-		-	-	-
M14   GND			_		-		_	_	-		-	_	-
M9			_		_		_	_	-		_		-
N10			_	_	_			_			_		-
N11											_		
N12													
N13   GND			<u> </u>										
N14			<u> </u>				1						
N9			<u> </u>										
P10			<u> </u>										
P11         GND         -         -         GND         - </td <td></td> <td></td> <td><u> </u></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>			<u> </u>				1						
P12         GND         -         -         GND         -         -         GND         -													
P13         GND         -         -         GND         - </td <td></td> <td></td> <td>ļ</td> <td></td>			ļ										
P14         GND         -         -         GND         - </td <td></td>													
P9         GND         -         -         GND         - <td></td>													
R10         GND         -         -         GND         - </td <td></td>													
R11         GND         - <td></td>													
R12         GND         - <td></td> <td></td> <td><u> </u></td> <td></td>			<u> </u>										
R13         GND         - <td></td> <td></td> <td><u> </u></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td>			<u> </u>						-				
R14         GND         - <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td>				-					-				
H9 VCC VCC VCC VCC			-	-	-			-	-		-	-	-
J15         VCC         - <td></td> <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td>-</td> <td>-</td> <td></td> <td></td> <td></td> <td>-</td>					-			-	-				-
J8         VCC         -			-	-	-			-	-		-	-	-
K15         VCC         - <td>J15</td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td></td> <td>-</td> <td>-</td> <td>-</td>	J15		-	-	-		-	-	-		-	-	-
K8         VCC         -         -         VCC         - <td>J8</td> <td></td> <td>-</td> <td></td> <td>-</td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td></td> <td>-</td> <td>-</td> <td>-</td>	J8		-		-		-	-	-		-	-	-
L15     VCC     -     -     -     -     -     -       L8     VCC     -     -     -     -     -     -     -       M15     VCC     -     -     -     -     -     -     -     -       M8     VCC     -     -     -     -     -     -     -     -	K15		-	-	-		-	-	-		-	-	-
L8         VCC         -	K8		-	-	-	VCC	-	-	-	VCC	-	-	-
M15         VCC         - <td>L15</td> <td>VCC</td> <td>-</td> <td>-</td> <td>-</td> <td>VCC</td> <td>-</td> <td>-</td> <td>-</td> <td>VCC</td> <td>-</td> <td>-</td> <td>-</td>	L15	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
M8 VCC VCC VCC	L8	VCC	-	-	-	VCC	-	-	=	VCC	-	-	-
	M15				-	VCC	<u> </u>			VCC		-	-
N15 VCC VCC VCC	M8	VCC		-	-	VCC	-	-	-	VCC	-	-	-
	N15	VCC	_	-		VCC	-	-	<u> </u>	VCC	-	-	
N8 VCC VCC VCC	N8	VCC	-		-	VCC		-	-	VCC	-		-
P15 VCC VCC VCC	P15	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
P8 VCC VCC VCC	P8	VCC	-	-	-	VCC	-	-	=	VCC	-	-	-
R9 VCC VCC VCC	R9	VCC	-	-	-	VCC	-	-	=	VCC	-	-	-
G16 VCCAUX VCCAUX VCCAUX	G16	VCCAUX	-	-	-	VCCAUX	-	-	-	VCCAUX	-	-	-

## LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA

			LFXP15		LFXP20				
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function	
F5	PROGRAMN	7	-	-	PROGRAMN	7	-	-	
E3	CCLK	7	-	-	CCLK	7	-	-	
C1	PL2B	7	-	-	PL2B	7	-	-	
-	GNDIO7	7	-	-	GNDIO7	7	-	-	
G5	PL3A	7	T <sup>3</sup>	-	PL3A	7	T <sup>3</sup>	-	
G6	PL3B	7	C <sub>3</sub>	-	PL3B	7	C <sup>3</sup>	-	
F4	PL4A	7	Т	-	PL4A	7	Т	-	
F3	PL4B	7	С	-	PL4B	7	С	-	
G4	PL5A	7	T <sup>3</sup>	-	PL5A	7	T <sup>3</sup>	-	
G3	PL5B	7	C <sub>3</sub>	-	PL5B	7	C <sup>3</sup>	-	
D1	PL6A	7	T <sup>3</sup>	-	PL6A	7	T <sup>3</sup>	-	
D2	PL6B	7	C <sub>3</sub>	-	PL6B	7	C <sup>3</sup>	-	
-	GNDIO7	7	-	-	GNDIO7	7	-	-	
E1	PL7A	7	Т	LUM0_PLLT_FB_A	PL7A	7	Т	LUM0_PLLT_FB_A	
E2	PL7B	7	С	LUM0_PLLC_FB_A	PL7B	7	С	LUM0_PLLC_FB_A	
H5	PL8A	7	T <sup>3</sup>	-	PL8A	7	T <sup>3</sup>	-	
H6	PL8B	7	C <sup>3</sup>	-	PL8B	7	C <sup>3</sup>	-	
H4	PL9A	7	-	-	PL9A	7	-	-	
Н3	PL10B	7	-	VREF1_7	PL10B	7	-	VREF1_7	
F1	PL11A	7	T <sup>3</sup>	DQS	PL11A	7	T <sup>3</sup>	DQS	
F2	PL11B	7	C <sup>3</sup>	-	PL11B	7	C <sup>3</sup>	-	
-	GNDIO7	7	-	-	GNDIO7	7	-	-	
J5	PL12A	7	Т	-	PL12A	7	Т	-	
J6	PL12B	7	С	-	PL12B	7	С	-	
G1	PL13A	7	T <sup>3</sup>	-	PL13A	7	T <sup>3</sup>	-	
G2	PL13B	7	C <sup>3</sup>	-	PL13B	7	C <sup>3</sup>	-	
J4	PL15A	7	T <sup>3</sup>	-	PL15A	7	T <sup>3</sup>	-	
J3	PL15B	7	C <sup>3</sup>	-	PL15B	7	C <sup>3</sup>	-	
-	GNDIO7	7	-	-	GNDIO7	7	-	-	
H1	PL16A	7	T	LUM0_PLLT_IN_A	PL16A	7	Т	LUM0_PLLT_IN_A	
H2	PL16B	7	С	LUM0_PLLC_IN_A	PL16B	7	С	LUM0_PLLC_IN_A	
J1	PL17A	7	T <sup>3</sup>	-	PL17A	7	T <sup>3</sup>	-	
J2	PL17B	7	C <sup>3</sup>	-	PL17B	7	C <sup>3</sup>	-	
K3	PL18A	7	-	VREF2_7	PL18A	7	-	VREF2_7	
K2	PL19B	7	-	-	PL19B	7	-	-	
K4	PL20A	7	T <sup>3</sup>	DQS	PL20A	7	T <sup>3</sup>	DQS	
-	GNDIO7	7	-	-	GNDIO7	7	-	-	
K5	PL20B	7	C <sup>3</sup>	-	PL20B	7	C <sup>3</sup>	-	
K1	PL21A	7	Т	-	PL21A	7	Т	-	
L2	PL21B	7	С	-	PL21B	7	С	-	
L4	PL22A	7	T³	-	PL22A	7	T <sup>3</sup>	-	
L3	PL22B	7	C <sup>3</sup>	-	PL22B	7	C <sup>3</sup>	-	

## LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

		LFXP15	LFXP20					
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
T6	PL41A	6	Т	-	PL45A	6	Т	-
T5	PL41B	6	С	-	PL45B	6	С	-
-	GNDIO6	6	-	-	GNDIO6	6	-	-
U3	PL42A	6	T³	-	PL46A	6	T³	-
U4	PL42B	6	C <sup>3</sup>	-	PL46B	6	C <sup>3</sup>	-
V4	PL43A	6	-	-	PL47A	6	-	-
W4	SLEEPN <sup>1</sup> / TOE <sup>2</sup>	-	-	-	SLEEPN <sup>1</sup> / TOE <sup>2</sup>	-	-	-
W5	INITN	5	-	-	INITN	5	-	-
Y3	-	-	-	-	PB3B	5	-	-
-	GNDIO5	5	-	-	GNDIO5	5	-	-
U5	-	-	-	-	PB4A	5	Т	-
V5	-	-	-	-	PB4B	5	С	-
Y4	-	-	-	-	PB5A	5	Т	-
Y5	-	-	-	-	PB5B	5	С	-
V6	-	-	-	-	PB6A	5	Т	-
-	GNDIO5	5	-	-	GNDIO5	5	-	-
U6	-	-	-	-	PB6B	5	С	-
W6	PB3A	5	Т	-	PB7A	5	Т	-
Y6	PB3B	5	С	-	PB7B	5	С	-
AA2	PB4A	5	Т	-	PB8A	5	Т	-
AA3	PB4B	5	С	-	PB8B	5	С	-
V7	PB5A	5	-	-	PB9A	5	-	-
U7	PB6B	5	-	-	PB10B	5	-	-
Y7	PB7A	5	Т	DQS	PB11A	5	Т	DQS
W7	PB7B	5	С	-	PB11B	5	С	-
AA4	PB8A	5	Т	-	PB12A	5	Т	-
-	GNDIO5	5	-	-	GNDIO5	5	-	-
AA5	PB8B	5	С	-	PB12B	5	С	-
AB3	PB9A	5	Т	-	PB13A	5	Т	-
AB4	PB9B	5	С	-	PB13B	5	С	-
AA6	PB10A	5	Т	-	PB14A	5	Т	-
AA7	PB10B	5	С	-	PB14B	5	С	-
U8	PB11A	5	Т	-	PB15A	5	Т	-
V8	PB11B	5	С	-	PB15B	5	С	-
Y8	PB12A	5	Т	VREF1_5	PB16A	5	Т	VREF1_5
-	GNDIO5	5	-	-	GNDIO5	5	-	-
W8	PB12B	5	С	-	PB16B	5	С	-
V9	PB13A	5	-	-	PB17A	5	-	-
U9	PB14B	5	-	-	PB18B	5	-	-
Y9	PB15A	5	Т	DQS	PB19A	5	Т	DQS
W9	PB15B	5	С	-	PB19B	5	С	-

## LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)


		LFXP15	LFXP20					
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
AB19	PB37A	4	-	-	PB41A	4	-	-
AB20	PB38B	4	-	-	PB42B	4	-	-
-	GNDIO4	4	-	-	GNDIO4	4	-	-
V15	PB39A	4	Т	DQS	PB43A	4	T	DQS
U15	PB39B	4	С	-	PB43B	4	С	-
Y15	PB40A	4	Т	-	PB44A	4	T	-
W15	PB40B	4	С	-	PB44B	4	С	-
AA16	PB41A	4	Т	-	PB45A	4	T	-
AA17	PB41B	4	С	-	PB45B	4	С	-
AA18	PB42A	4	Т	-	PB46A	4	T	-
AA19	PB42B	4	С	-	PB46B	4	С	-
Y16	PB43A	4	Т	-	PB47A	4	Т	-
W16	PB43B	4	С	-	PB47B	4	С	-
-	GNDIO4	4	-	-	GNDIO4	4	-	-
AA20	PB44A	4	Т	-	PB48A	4	Т	-
AA21	PB44B	4	С	-	PB48B	4	С	-
Y17	PB45A	4	-	-	PB49A	4	-	-
Y18	PB46B	4	-	-	PB50B	4	-	-
Y19	PB47A	4	Т	DQS	PB51A	4	Т	DQS
Y20	PB47B	4	С	-	PB51B	4	С	-
V16	PB48A	4	Т	-	PB52A	4	Т	-
U16	PB48B	4	С	-	PB52B	4	С	-
-	GNDIO4	4	-	-	GNDIO4	4	-	-
U18	-	-	-	-	PB53A	4	Т	-
V18	-	-	-	-	PB53B	4	С	-
W19	-	-	-	-	PB54A	4	Т	-
W18	-	-	-	-	PB54B	4	С	-
U17	-	-	-	-	PB55A	4	Т	-
V17	-	-	-	-	PB55B	4	С	-
-	GNDIO4	4	-	-	GNDIO4	4	-	-
W17	-	-	-	-	PB56A	4	-	-
-	GNDIO3	3	-	-	GNDIO3	3	-	-
V19	PR43A	3	-	-	PR47A	3	-	-
U20	PR42B	3	C <sup>3</sup>	-	PR46B	3	C <sup>3</sup>	-
U19	PR42A	3	T <sup>3</sup>	-	PR46A	3	T <sup>3</sup>	-
V20	PR41B	3	С	-	PR45B	3	С	-
W20	PR41A	3	Т	-	PR45A	3	Т	-
T17	PR40B	3	C <sup>3</sup>	-	PR44B	3	C <sup>3</sup>	-
T18	PR40A	3	T <sup>3</sup>	-	PR44A	3	T <sup>3</sup>	-
T19	PR39B	3	C <sup>3</sup>	-	PR43B	3	C <sup>3</sup>	-
T20	PR39A	3	T <sup>3</sup>	-	PR43A	3	T <sup>3</sup>	-
-	GNDIO3	3	-	-	GNDIO3	3	-	-



# LatticeXP Family Data Sheet Ordering Information

December 2005 Data Sheet DS1001

### **Part Number Description**



### Ordering Information (Contact Factory for Specific Device Availability)

Note:pLatticeXP devices are dual marked. For example, the commercial speed grade LFXP10E-4F256C is also marked with industrial grade -3I (LFXP10E-3F256I). The commercial grade is one speed grade faster than the associated dual mark industrial grade. The slowest commercial speed grade does not have industrial markings. The markings appear as follows:

