

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	15000
Total RAM Bits	331776
Number of I/O	268
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	388-BBGA
Supplier Device Package	388-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp15e-5f388c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Introduction

The LatticeXP family of FPGA devices combine logic gates, embedded memory and high performance I/Os in a single architecture that is both non-volatile and infinitely reconfigurable to support cost-effective system designs.

The re-programmable non-volatile technology used in the LatticeXP family is the next generation ispXP<sup>™</sup> technology. With this technology, expensive external configuration memories are not required and designs are secured from unauthorized read-back. In addition, instant-on capability allows for easy interfacing in many applications.

The ispLEVER<sup>®</sup> design tool from Lattice allows large complex designs to be efficiently implemented using the LatticeXP family of FPGA devices. Synthesis library support for LatticeXP is available for popular logic synthesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeXP device. The ispLEVER tool extracts the timing from the routing and backannotates it into the design for timing verification.

Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE<sup>™</sup> modules for the LatticeXP family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	MO	Multipurpose Input
Input	Multi-purpose	M1	Multipurpose Input
Input	Control signal	CE	Clock Enable
Input	Control signal	LSR	Local Set/Reset
Input	Control signal	CLK	System Clock
Input	Inter-PFU signal	FCIN	Fast Carry In <sup>1</sup>
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register Outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 <sup>2</sup> MUX depending on the slice
Output	Inter-PFU signal	FCO	For the right most PFU the fast carry chain output <sup>1</sup>

#### Table 2-1. Slice Signal Descriptions

1. See Figure 2-2 for connection details.

2. Requires two PFUs.

#### Modes of Operation

Each Slice is capable of four modes of operation: Logic, Ripple, RAM and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

#### Table 2-2. Slice Modes

	Logic	Ripple	RAM	ROM
PFU Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	SP 16x2	ROM 16x1 x 2
PFF Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	N/A	ROM 16x1 x 2

**Logic Mode:** In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other Slices.

**Ripple Mode:** Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Ripple mode multiplier building block
- Comparator functions of A and B inputs
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B

Two additional signals: Carry Generate and Carry Propagate are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

**RAM Mode:** In this mode, distributed RAM can be constructed using each LUT block as a 16x1-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.


## Lattice Semiconductor

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of Slices required to implement different distributed RAM primitives. Figure 2-4 shows the distributed memory primitive block diagrams. Dual port memories involve the pairing of two Slices, one Slice functions as the read-write port. The other companion Slice supports the read-only port. For more information on RAM mode in LatticeXP devices, please see details of additional technical documentation at the end of this data sheet.

### Table 2-3. Number of Slices Required for Implementing Distributed RAM

	SPR16x2	DPR16x2
Number of Slices	1	2
Note: SPR = Single Port RA	M, DPR = Dual	Port RAM

 District of Manager	




**ROM Mode:** The ROM mode uses the same principal as the RAM modes, but without the Write port. Pre-loading is accomplished through the programming interface during configuration.

### **PFU Modes of Operation**


Slices can be combined within a PFU to form larger functions. Table 2-4 tabulates these modes and documents the functionality possible at the PFU level.

## Lattice Semiconductor

### Figure 2-8. Per Quadrant Secondary Clock Selection



### Figure 2-9. Slice Clock Selection




## sysCLOCK Phase Locked Loops (PLLs)

The PLL clock input, from pin or routing, feeds into an input clock divider. There are three sources of feedback signals to the feedback divider: from CLKOP (PLL internal), from clock net (CLKOP or CLKOS) or from a user clock (PIN or logic). There is a PLL\_LOCK signal to indicate that VCO has locked on to the input clock signal. Figure 2-10 shows the sysCLOCK PLL diagram.

The setup and hold times of the device can be improved by programming a delay in the feedback or input path of the PLL which will advance or delay the output clock with reference to the input clock. This delay can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after adjustment and not relock until the t<sub>LOCK</sub> parameter has been satisfied. Additionally, the phase and duty cycle block allows the user to adjust the phase and duty cycle of the CLKOS output.

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. Each PLL has four dividers associated with it: input clock divider, feedback divider, post scalar divider and secondary clock divider. The input clock divider is used to divide the input clock signal, while the feedback divider is used to multiply the input clock signal. The post scalar divider allows the VCO to operate at higher frequencies than the clock output, thereby increasing the frequency range. The secondary divider is used to derive lower frequency outputs.





The EBR memory supports three forms of write behavior for single port or dual port operation:

- 1. **Normal** data on the output appears only during read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. Write Through -ba copy of the input data appears at the output of the same port during a write cycle.bThis mode is supported for all data widths.
- 3. **Read-Before-Write** when new data is being written, the old content of the address appears at the output. This mode is supported for x9, x18 and x36 data widths.

## **Memory Core Reset**

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-15.

### Figure 2-26. DQS Local Bus




Figure 2-27. DLL Calibration Bus and DQS/DQS Transition Distribution




Table 2-8. Supported	d Output Standards
----------------------	--------------------

Output Standard	Drive	V <sub>CCIO</sub> (Nom.)
Single-ended Interfaces	· · ·	
LVTTL	4mA, 8mA, 12mA, 16mA, 20mA	3.3
LVCMOS33	4mA, 8mA, 12mA 16mA, 20mA	3.3
LVCMOS25	4mA, 8mA, 12mA 16mA, 20mA	2.5
LVCMOS18	4mA, 8mA, 12mA 16mA	1.8
LVCMOS15	4mA, 8mA	1.5
LVCMOS12	2mA, 6mA	1.2
LVCMOS33, Open Drain	4mA, 8mA, 12mA 16mA, 20mA	—
LVCMOS25, Open Drain	4mA, 8mA, 12mA 16mA, 20mA	—
LVCMOS18, Open Drain	4mA, 8mA, 12mA 16mA	_
LVCMOS15, Open Drain	4mA, 8mA	_
LVCMOS12, Open Drain	2mA. 6mA	—
PCI33	N/A	3.3
HSTL18 Class I, II, III	N/A	1.8
HSTL15 Class I, III	N/A	1.5
SSTL3 Class I, II	N/A	3.3
SSTL2 Class I, II	N/A	2.5
SSTL18 Class I	N/A	1.8
Differential Interfaces	· · ·	
Differential SSTL3, Class I, II	N/A	3.3
Differential SSTL2, Class I, II	N/A	2.5
Differential SSTL18, Class I	N/A	1.8
Differential HSTL18, Class I, II, III	N/A	1.8
Differential HSTL15, Class I, III	N/A	1.5
LVDS	N/A	2.5
BLVDS <sup>1</sup>	N/A	2.5
LVPECL <sup>1</sup>	N/A	3.3

1. Emulated with external resistors.

## Hot Socketing

The LatticeXP devices have been carefully designed to ensure predictable behavior during power-up and powerdown. Power supplies can be sequenced in any order. During power up and power-down sequences, the I/Os remain in tristate until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled to within specified limits, which allows easy integration with the rest of the system. These capabilities make the LatticeXP ideal for many multiple power supply and hot-swap applications.

# Sleep Mode

The LatticeXP "C" devices ( $V_{CC} = 1.8/2.5/3.3V$ ) have a sleep mode that allows standby current to be reduced by up to three orders of magnitude during periods of system inactivity. Entry and exit to Sleep Mode is controlled by the SLEEPN pin.

During Sleep Mode, the FPGA logic is non-operational, registers and EBR contents are not maintained and I/Os are tri-stated. Do not enter Sleep Mode during device programming or configuration operation. In Sleep Mode, power supplies can be maintained in their normal operating range, eliminating the need for external switching of power supplies. Table 2-9 compares the characteristics of Normal, Off and Sleep Modes.

Figure 2-29 provides a pictorial representation of the different programming ports and modes available in the LatticeXP devices.

On power-up, the FPGA SRAM is ready to be configured with the sysCONFIG port active. The IEEE 1149.1 serial mode can be activated any time after power-up by sending the appropriate command through the TAP port.

### Leave Alone I/O

When using 1532 mode for non-volatile memory programming, users may specify I/Os as high, low, tristated or held at current value. This provides excellent flexibility for implementing systems where reprogramming occurs on-the-fly.


### TransFR (Transparent Field Reconfiguration)

TransFR (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a single ispVM command. See Lattice technical note #TN1087, *Minimizing System Interruption During Configuration Using TransFR Technology*, for details.

### Security

The LatticeXP devices contain security bits that, when set, prevent the readback of the SRAM configuration and non-volatile memory spaces. Once set, the only way to clear security bits is to erase the memory space.

For more information on device configuration, please see details of additional technical documentation at the end of this data sheet.



### Figure 2-29. ispXP Block Diagram

## Internal Logic Analyzer Capability (ispTRACY)

All LatticeXP devices support an internal logic analyzer diagnostic feature. The diagnostic features provide capabilities similar to an external logic analyzer, such as programmable event and trigger condition and deep trace memory. This feature is enabled by Lattice's ispTRACY. The ispTRACY utility is added into the user design at compile time.

For more information on ispTRACY, please see information regarding additional technical documentation at the end of this data sheet.

## Oscillator

Every LatticeXP device has an internal CMOS oscillator which is used to derive a master serial clock for configuration. The oscillator and the master serial clock run continuously in the configuration mode. The default value of the master serial clock is 2.5MHz. Table 2-10 lists all the available Master Serial Clock frequencies. When a different Master Serial Clock is selected during the design process, the following sequence takes place:

- 1. User selects a different Master Serial Clock frequency for configuration.
- 2. During configuration the device starts with the default (2.5MHz) Master Serial Clock frequency.
- 3. The clock configuration settings are contained in the early configuration bit stream.
- 4. The Master Serial Clock frequency changes to the selected frequency once the clock configuration bits are received.

For further information on the use of this oscillator for configuration, please see details of additional technical documentation at the end of this data sheet.

Table 2-10. Selectable Master Serial Clock (CCLK) Frequencies During Configuration

CCLK (MHz)	CCLK (MHz)	CCLK (MHz)
2.5 <sup>1</sup>	13	45
4.3	15	51
5.4	20	55
6.9	26	60
8.1	30	130
9.2	34	—
10.0	41	—
1. Default	•	•

# **Density Shifting**


The LatticeXP family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

# sysIO Differential Electrical Characteristics LVDS

Parameter Symbol	Parameter Description	Test Conditions	Min.	Тур.	Max.	Units
V <sub>INP,</sub> V <sub>INM</sub>	Input Voltage		0	_	2.4	V
V <sub>THD</sub>	Differential Input Threshold		+/-100	_	_	mV
		$100mV \le V_{THD}$	V <sub>THD</sub> /2	1.2	1.8	V
V <sub>CM</sub>	Input Common Mode Voltage	$200mV \le V_{THD}$	V <sub>THD</sub> /2	1.2	1.9	V
		$350mV \le V_{THD}$	V <sub>THD</sub> /2	1.2	2.0	V
I <sub>IN</sub>	Input current	Power on or power off			+/-10	μA
V <sub>OH</sub>	Output high voltage for $V_{OP}$ or $V_{OM}$	R <sub>T</sub> = 100 ohms	_	1.38	1.60	V
V <sub>OL</sub>	Output low voltage for $V_{OP}$ or $V_{OM}$	R <sub>T</sub> = 100 ohms	0.9V	1.03	—	V
V <sub>OD</sub>	Output voltage differential	$(V_{OP} - V_{OM}), R_T = 100 \text{ ohms}$	250	350	450	mV
$\Delta V_{OD}$	Change in V <sub>OD</sub> between high and low		_	_	50	mV
V <sub>OS</sub>	Output voltage offset	$(V_{OP} - V_{OM})/2, R_T = 100 \text{ ohms}$	1.125	1.25	1.375	V
$\Delta V_{OS}$	Change in V <sub>OS</sub> between H and L		—	_	50	mV
I <sub>OSD</sub>	Output short circuit current	V <sub>OD</sub> = 0V Driver outputs shorted	_	_	6	mA

## **Over Recommended Operating Conditions**

## Figure 3-2. BLVDS Multi-point Output Example



## Table 3-2. BLVDS DC Conditions<sup>1</sup>

		Typical			
Symbol	Description	Zo = 45	Zo = 90	Units	
Z <sub>OUT</sub>	Output impedance	100	100	ohms	
R <sub>TLEFT</sub>	Left end termination	45	90	ohms	
R <sub>TRIGHT</sub>	Right end termination	45	90	ohms	
V <sub>OH</sub>	Output high voltage	1.375	1.48	V	
V <sub>OL</sub>	Output low voltage	1.125	1.02	V	
V <sub>OD</sub>	Output differential voltage	0.25	0.46	V	
V <sub>CM</sub>	Output common mode voltage	1.25	1.25	V	
I <sub>DC</sub>	DC output current	11.2	10.2	mA	


#### **Over Recommended Operating Conditions**

1. For input buffer, see LVDS table.

## LVPECL

The LatticeXP devices support differential LVPECL standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-3 is one possible solution for point-to-point signals.

## Figure 3-3. Differential LVPECL



Symbol	Description	Typical	Units
Z <sub>OUT</sub>	Output impedance	100	ohms
R <sub>P</sub>	Driver parallel resistor	187	ohms
R <sub>S</sub>	Driver series resistor	100	ohms
R <sub>T</sub>	Receiver termination	100	ohms
V <sub>OH</sub>	Output high voltage	2.03	V
V <sub>OL</sub>	Output low voltage	1.27	V
V <sub>OD</sub>	Output differential voltage	0.76	V
V <sub>CM</sub>	Output common mode voltage	1.65	V
Z <sub>BACK</sub>	Back impedance	85.7	ohms
I <sub>DC</sub>	DC output current	12.7	mA

#### **Over Recommended Operating Conditions**

1. For input buffer, see LVDS table.

For further information on LVPECL, BLVDS and other differential interfaces please see details of additional technical documentation at the end of the data sheet.

## RSDS

The LatticeXP devices support differential RSDS standard. This standard is emulated using complementary LVC-MOS outputs in conjunction with a parallel resistor across the driver outputs. The RSDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.

# LatticeXP Family Timing Adders<sup>1</sup> (Continued)

Buffer Type	Description	-5	-4	-3	Units
HSTL15_I	HSTL_15 class I	0.2	0.2	0.2	ns
HSTL15_III	HSTL_15 class III	0.2	0.2	0.2	ns
HSTL15D_I	Differential HSTL 15 class I	0.2	0.2	0.2	ns
HSTL15D_III	Differential HSTL 15 class III	0.2	0.2	0.2	ns
SSTL33_I	SSTL_3 class I	0.1	0.1	0.1	ns
SSTL33_II	SSTL_3 class II	0.3	0.3	0.3	ns
SSTL33D_I	Differential SSTL_3 class I	0.1	0.1	0.1	ns
SSTL33D_II	Differential SSTL_3 class II	0.3	0.3	0.3	ns
SSTL25_I	SSTL_2 class I	-0.1	-0.1	-0.1	ns
SSTL25_II	SSTL_2 class II	0.3	0.3	0.3	ns
SSTL25D_I	Differential SSTL_2 class I	-0.1	-0.1	-0.1	ns
SSTL25D_II	Differential SSTL_2 class II	0.3	0.3	0.3	ns
SSTL18_I	SSTL_1.8 class I	0.1	0.1	0.1	ns
SSTL18D_I	Differential SSTL_1.8 class I	0.1	0.1	0.1	ns
VTTL33_4mA	LVTTL 4mA drive	0.8	0.8	0.8	ns
VTTL33_8mA	LVTTL 8mA drive	0.5	0.5	0.5	ns
VTTL33_12mA	LVTTL 12mA drive	0.3	0.3	0.3	ns
VTTL33_16mA	LVTTL 16mA drive	0.4	0.4	0.4	ns
VTTL33_20mA	LVTTL 20mA drive	0.3	0.3	0.3	ns
VCMOS33_2mA	LVCMOS 3.3 2mA drive	0.8	0.8	0.8	ns
VCMOS33_4mA	LVCMOS 3.3 4mA drive	0.8	0.8	0.8	ns
VCMOS33_8mA	LVCMOS 3.3 8mA drive	0.5	0.5	0.5	ns
VCMOS33_12mA	LVCMOS 3.3 12mA drive	0.3	0.3	0.3	ns
LVCMOS33_16mA	LVCMOS 3.3 16mA drive	0.4	0.4	0.4	ns
LVCMOS33_20mA	LVCMOS 3.3 20mA drive	0.3	0.3	0.3	ns
LVCMOS25_2mA	LVCMOS 2.5 2mA drive	0.7	0.7	0.7	ns
LVCMOS25_4mA	LVCMOS 2.5 4mA drive	0.7	0.7	0.7	ns
VCMOS25_8mA	LVCMOS 2.5 8mA drive	0.4	0.4	0.4	ns
VCMOS25_12mA	LVCMOS 2.5 12mA drive	0.0	0.0	0.0	ns
VCMOS25_16mA	LVCMOS 2.5 16mA drive	0.2	0.2	0.2	ns
VCMOS25_20mA	LVCMOS 2.5 20mA drive	0.4	0.4	0.4	ns
VCMOS18_2mA	LVCMOS 1.8 2mA drive	0.6	0.6	0.6	ns
VCMOS18_4mA	LVCMOS 1.8 4mA drive	0.6	0.6	0.6	ns
	LVCMOS 1.8 8mA drive	0.4	0.4	0.4	ns
VCMOS18_12mA	LVCMOS 1.8 12mA drive	0.2	0.2	0.2	ns
VCMOS18_16mA	LVCMOS 1.8 16mA drive	0.2	0.2	0.2	ns
	LVCMOS 1.5 2mA drive	0.6	0.6	0.6	ns
	LVCMOS 1.5 4mA drive	0.6	0.6	0.6	ns
	LVCMOS 1.5 8mA drive	0.2	0.2	0.2	ns
VCMOS12_2mA	LVCMOS 1.2 2mA drive	0.4	0.4	0.4	ns
LVCMOS12_6mA	LVCMOS 1.2 6mA drive	0.4	0.4	0.4	ns
PCI33	PCI33	0.3	0.3	0.3	ns

1. General timing numbers based on LVCMOS 2.5, 12mA.

Timing v.F0.11

# Pin Information Summary<sup>1</sup> (Cont.)

		XP	10		XP15			XP20	
Pin Ty	pe	256 fpBGA	388 fpBGA	256 fpBGA	388 fpBGA	484 fpBGA	256 fpBGA	388 fpBGA	484 fpBGA
Single Ended l	Jser I/O	188	244	188	268	300	188	268	340
Differential Pai	r User I/O <sup>2</sup>	76	104	76	112	128	76	112	144
Configuration	Dedicated	11	11	11	11	11	11	11	11
Configuration	Muxed	14	14	14	14	14	14	14	14
TAP	•	5	5	5	5	5	5	5	5
Dedicated (total without s	upplies)	6	6	6	6	6	6	6	6
V <sub>CC</sub>		8	14	8	14	28	8	14	28
V <sub>CCAUX</sub>		4	4	4	4	12	4	4	12
V <sub>CCPLL</sub>		2	2	2	2	2	2	2	2
	Bank0	2	5	2	5	4	2	5	4
	Bank1	2	5	2	5	4	2	5	4
	Bank2	2	4	2	4	4	2	4	4
V	Bank3	2	4	2	4	4	2	4	4
V <sub>CCIO</sub>	Bank4	2	5	2	5	4	2	5	4
	Bank5	2	5	2	5	4	2	5	4
	Bank6	2	4	2	4	4	2	4	4
	Bank7	2	4	2	4	4	2	4	4
GND	•	24	50	24	50	56	24	50	56
GND <sub>PLL</sub>		2	2	2	2	2	2	2	2
NC		0	24	0	0	40	0	0	0
	Bank0	26/11	33/14	26/11	39/16	40/17	26/11	39/16	47/20
	Bank1	26/11	33/14	26/11	39/16	40/17	26/11	39/16	47/20
	Bank2	21/8	28/12	21/8	28/12	35/15	21/8	28/12	38/16
Single Ended/ Differential I/O	Bank3	21/8	28/12	21/8	28/12	35/15	21/8	28/12	38/16
per Bank <sup>2</sup>	Bank4	26/11	33/14	26/11	39/16	40/17	26/11	39/16	47/20
ľ	Bank5	26/11	33/14	26/11	39/16	40/17	26/11	39/16	47/20
	Bank6	21/8	28/12	21/8	28/12	35/15	21/8	28/12	38/16
	Bank7	21/8	28/12	21/8	28/12	35/15	21/8	28/12	38/16
V <sub>CCJ</sub>		1	1	1	1	1	1	1	1

1. During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.

2. The differential I/O per bank includes both dedicated LVDS and emulated LVDS pin pairs. Please see the Logic Signal Connections table for more information.

# LFXP15 & LFXP20 Logic Signal Connections: 256 fpBGA (Cont.)

			LFXP15				LFXP20	
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
T7	PB23B	5	С	-	PB27B	5	С	-
-	GNDIO5	5	-	-	GNDIO5	5	-	-
P8	PB24A	5	Т	-	PB28A	5	Т	-
T8	PB24B	5	С	-	PB28B	5	С	-
R8	PB25A	5	Т	-	PB29A	5	Т	-
Т9	PB25B	5	С	-	PB29B	5	С	-
R9	PB26A	4	Т	-	PB30A	4	Т	-
P9	PB26B	4	С	-	PB30B	4	С	-
T10	PB27A	4	Т	PCLKT4_0	PB31A	4	Т	PCLKT4_0
T11	PB27B	4	С	PCLKC4_0	PB31B	4	С	PCLKC4_0
-	GNDIO4	4	-	-	GNDIO4	4	-	-
R10	PB28A	4	Т	-	PB32A	4	Т	-
P10	PB28B	4	С	-	PB32B	4	С	-
N9	PB29A	4	-	-	PB33A	4	-	-
M9	PB30B	4	-	-	PB34B	4	-	-
R12	PB31A	4	Т	DQS	PB35A	4	Т	DQS
T12	PB31B	4	С	VREF1_4	PB35B	4	С	VREF1_4
P13	PB32A	4	Т	-	PB36A	4	Т	-
R13	PB32B	4	С	-	PB36B	4	С	-
M11	PB33A	4	Т	-	PB37A	4	Т	-
-	GNDIO4	4	-	-	GNDIO4	4	-	-
N11	PB33B	4	С	-	PB37B	4	С	-
N10	PB34A	4	Т	-	PB38A	4	Т	-
M10	PB34B	4	С	-	PB38B	4	С	-
T13	PB35A	4	Т	-	PB39A	4	Т	-
P14	PB35B	4	С	-	PB39B	4	С	-
R11	PB36A	4	Т	VREF2_4	PB40A	4	Т	VREF2_4
P12	PB36B	4	С	-	PB40B	4	С	-
T14	PB37A	4	-	-	PB41A	4	-	-
R14	PB38B	4	-	-	PB42B	4	-	-
-	GNDIO4	4	-	-	GNDIO4	4	-	-
P11	PB39A	4	Т	DQS	PB43A	4	Т	DQS
N12	PB39B	4	С	-	PB43B	4	С	-
T15	PB40A	4	Т	-	PB44A	4	Т	-
R15	PB40B	4	С	-	PB44B	4	С	-
-	GNDIO4	4	-	-	GNDIO4	4	-	
-	GNDIO4	4	-	-	GNDIO4	4	-	-
-	GNDIO4	4	-	-	GNDIO4	4	-	-
-	GNDIO3	3	-	-	GNDIO3	3	-	-
-	GNDIO3	3	-	-	GNDIO3	3	-	-
P15	PR38B	3	С	RLM0_PLLC_FB_A	PR42B	3	С	RLM0_PLLC_FB_/
N15	PR38A	3	T	RLM0_PLLT_FB_A	PR42A	3	Т	RLM0_PLLT_FB_A

# LFXP10, LFXP15 & LFXP20 Logic Signal Connections: 388 fpBGA (Cont.)

	LFXP10					I	LFXP15	;		I	FXP20	)
Ball	Ball				Ball		Ball					
Number	Function	Bank		Dual Function	Function	Bank		Dual Function	Function	Bank	Diff.	Dual Function
C20	PT38A	1	Т	-	PT43A	1	Т	-	PT47A	1	Т	-
C21	PT37B	1	С	-	PT42B	1	С	-	PT46B	1	С	-
C22	PT37A	1	Т	-	PT42A	1	Т	-	PT46A	1	Т	-
B22	PT36B	1	С	-	PT41B	1	С	-	PT45B	1	С	-
A21	PT36A	1	Т	-	PT41A	1	Т	-	PT45A	1	Т	-
D15	PT35B	1	С	-	PT40B	1	С	-	PT44B	1	С	-
D14	PT35A	1	Т	-	PT40A	1	Т	-	PT44A	1	Т	-
B21	PT34B	1	С	VREF1_1	PT39B	1	С	VREF1_1	PT43B	1	С	VREF1_1
-	GNDIO1	1	-	-	GNDIO1	1	-	-	GNDIO1	1	-	-
A20	PT34A	1	Т	DQS	PT39A	1	Т	DQS	PT43A	1	Т	DQS
B20	PT33B	1	-	-	PT38B	1	-	-	PT42B	1	-	-
A19	PT32A	1	-	-	PT37A	1	-	-	PT41A	1	-	-
B19	PT31B	1	С	-	PT36B	1	С	-	PT40B	1	С	-
A18	PT31A	1	Т	-	PT36A	1	Т	-	PT40A	1	Т	-
C14	PT30B	1	С	-	PT35B	1	С	-	PT39B	1	С	-
C13	PT30A	1	Т	D0	PT35A	1	Т	D0	PT39A	1	Т	D0
B18	PT29B	1	С	D1	PT34B	1	С	D1	PT38B	1	С	D1
A17	PT29A	1	Т	VREF2_1	PT34A	1	Т	VREF2_1	PT38A	1	Т	VREF2_1
B17	PT28B	1	С		PT33B	1	С	-	PT37B	1	С	-
A16	PT28A	1	Т	D2	PT33A	1	Т	D2	PT37A	1	Т	D2
-	GNDIO1	1	-		GNDIO1	1	_		GNDIO1	1	-	
B16	PT27B	1	С	D3	PT32B	1	С	D3	PT36B	1	С	D3
A15	PT27A	1	T	-	PT32A	1	T	-	PT36A	1	T	-
B15	PT26B	1	C	_	PT31B	1	C	-	PT35B	1	C	-
A14	PT26A	1	Т	DQS	PT31A	1	Т	DQS	PT35A	1	Т	DQS
D13	PT25B	1	-	DQ3	PT30B	1	-	-	PT34B	1	-	-
D13	PT24A	1	-	- D4	PT29A	1	-	- D4	PT34B PT33A	1	-	- D4
B14		1	C	-			C	-	PT32B	1	C	
	PT23B	1	Т		PT28B	1	Т				Т	
A13	PT23A		-	D5	PT28A	1		D5	PT32A	1		D5
-	GNDIO1	1		-	GNDIO1	1	-	-	GNDIO1	1	-	-
B13	PT22B	1	C T	D6	PT27B	1	C	D6	PT31B	1	C	D6
A12	PT22A	1	Т	-	PT27A	1	Т	-	PT31A	1	Т	-
B12	PT21B	1	С	D7	PT26B	1	С	D7	PT30B	1	С	D7
C12	PT21A	1	Т	-	PT26A	1	Т	-	PT30A	1	Т	-
C11	PT20B	0	С	BUSY	PT25B	0	С	BUSY	PT29B	0	С	BUSY
-	GNDIO0	0	-	-	GNDIO0	0	-	-	GNDIO0	0	-	-
B11	PT20A	0	Т	CS1N	PT25A	0	Т	CS1N	PT29A	0	Т	CS1N
A11	PT19B	0	С	PCLKC0_0	PT24B	0	С	PCLKC0_0	PT28B	0	С	PCLKC0_0
A10	PT19A	0	Т	PCLKT0_0	PT24A	0	Т	PCLKT0_0	PT28A	0	Т	PCLKT0_0
B10	PT18B	0	С	-	PT23B	0	С	-	PT27B	0	С	-
B9	PT18A	0	Т	DQS	PT23A	0	Т	DQS	PT27A	0	Т	DQS
D11	PT17B	0	-	-	PT22B	0	-	-	PT26B	0	-	-
D10	PT16A	0	-	DOUT	PT21A	0	-	DOUT	PT25A	0	-	DOUT
A9	PT15B	0	С	-	PT20B	0	С	-	PT24B	0	С	-
-	GNDIO0	0	-	-	GNDIO0	0	-	-	GNDIO0	0	-	-
C8	PT15A	0	Т	WRITEN	PT20A	0	Т	WRITEN	PT24A	0	Т	WRITEN
B8	PT14B	0	С	-	PT19B	0	С	-	PT23B	0	С	-
A8	PT14A	0	Т	VREF1_0	PT19A	0	Т	VREF1_0	PT23A	0	Т	VREF1_0
C7	PT13B	0	С	_	PT18B	0	С	-	PT22B	0	С	-

# LFXP10, LFXP15 & LFXP20 Logic Signal Connections: 388 fpBGA (Cont.)

		)		I	LFXP15	i		I	FXP20	)			
Ball	Ball				Ball				Ball Function Bank Diff Dual Function				
Number	Function	Bank		Dual Function	Function	Bank		Dual Function	Function	Bank	Diff.	Dual Function	
A7	PT13A	0	Т	DI	PT18A	0	Т	DI	PT22A	0	Т	DI	
B7	PT12B	0	С	-	PT17B	0	С	-	PT21B	0	С	-	
C6	PT12A	0	Т	CSN	PT17A	0	Т	CSN	PT21A	0	Т	CSN	
C10	PT11B	0	С	-	PT16B	0	С	-	PT20B	0	С	-	
C9	PT11A	0	Т	-	PT16A	0	Т	-	PT20A	0	Т	-	
A6	PT10B	0	С	VREF2_0	PT15B	0	С	VREF2_0	PT19B	0	С	VREF2_0	
B6	PT10A	0	Т	DQS	PT15A	0	Т	DQS	PT19A	0	Т	DQS	
A5	PT9B	0	-	-	PT14B	0	-	-	PT18B	0	-	-	
B5	PT8A	0	-	-	PT13A	0	-	-	PT17A	0	-	-	
-	GNDIO0	0	-	-	GNDIO0	0	-	-	GNDIO0	0	-	-	
C5	PT7B	0	С	-	PT12B	0	С	-	PT16B	0	С	-	
A4	PT7A	0	Т	-	PT12A	0	Т	-	PT16A	0	Т	-	
D9	PT6B	0	С	-	PT11B	0	С	-	PT15B	0	С	-	
D8	PT6A	0	Т	-	PT11A	0	Т	-	PT15A	0	Т	-	
B4	PT5B	0	С	-	PT10B	0	С	-	PT14B	0	С	-	
A2	PT5A	0	Т	-	PT10A	0	Т	-	PT14A	0	Т	-	
A3	PT4B	0	С	-	PT9B	0	С	-	PT13B	0	С	-	
B3	PT4A	0	Т	-	PT9A	0	Т	-	PT13A	0	Т	-	
C4	PT3B	0	С	-	PT8B	0	С	-	PT12B	0	С	-	
C3	PT3A	0	Т	-	PT8A	0	Т	-	PT12A	0	Т	-	
-	GNDIO0	0	-	-	GNDIO0	0	-	-	GNDIO0	0	-	-	
C2	-	-	-	-	PT7B	0	С	-	PT11B	0	С	-	
D3	PT2A	0	-	-	PT7A	0	Т	DQS	PT11A	0	Т	DQS	
D7	-	-	-	-	PT6B	0	-	-	PT10B	0	-	-	
D6	-	-	-	-	PT5A	0	-	-	PT9A	0	-	-	
E4	-	-	-	-	PT4B	0	С	-	PT8B	0	С	-	
D4	-	-	-	-	PT4A	0	Т	-	PT8A	0	Т	-	
D5	-	-	-	-	PT3B	0	-	-	PT7B	0	-	-	
-	GNDIO0	0	-	-	GNDIO0	0	-	-	GNDIO0	0	-	-	
-	GNDIO0	0	-	-	GNDIO0	0	-	-	GNDIO0	0	-	-	
C1	CFG0	0	-	-	CFG0	0	-	-	CFG0	0	-	-	
B2	CFG1	0	-	-	CFG1	0	-	-	CFG1	0	-	-	
B1	DONE	0	-	-	DONE	0	-	-	DONE	0	-	-	
A1	GND	-	-	-	GND	-	-	-	GND	-	-	-	
A22	GND	-	-	-	GND	-	-	-	GND	-	-	-	
AB1	GND	-	-	-	GND	-	-	-	GND	-	-	-	
AB22	GND	-	-	-	GND	-	-	-	GND	-	-	-	
H10	GND	-	-	-	GND	-	-	-	GND	-	-	-	
H11	GND	-	-	-	GND	-	-	-	GND	-	-	-	
H12	GND	-	-	-	GND	-	-	-	GND	-	-	-	
H13	GND	-	-	-	GND	-	-	-	GND	-	-	-	
H14	GND	-	-	-	GND	-	-	-	GND	-	-	-	
J10	GND	-	-	-	GND	-	-	-	GND	-	-	-	
J11	GND	-	-	_	GND	-	-	-	GND	-	-	-	
J12	GND	-	-	-	GND	-	-	-	GND	-	-	-	
J13	GND	-	-	-	GND	-	-	-	GND	-	-	-	
J14	GND	-	-	-	GND	-	-	-	GND	-	-	-	
J9	GND	-	-	-	GND	-	-	-	GND		-	-	
59 K10	GND	-	-	-	GND	-	-	-	GND		-	-	
IX IU		l -		-				-				-	

# LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA

			LFXP15		LFXP20					
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function		
F5	PROGRAMN	7	-	-	PROGRAMN	7	-	-		
E3	CCLK	7	-	-	CCLK	7	-	-		
C1	PL2B	7	-	-	PL2B	7	-	-		
-	GNDIO7	7	-	-	GNDIO7	7	-	-		
G5	PL3A	7	T <sup>3</sup>	-	PL3A	7	T³	-		
G6	PL3B	7	C <sup>3</sup>	-	PL3B	7	C <sup>3</sup>	-		
F4	PL4A	7	Т	-	PL4A	7	Т	-		
F3	PL4B	7	С	-	PL4B	7	С	-		
G4	PL5A	7	T <sup>3</sup>	-	PL5A	7	T <sup>3</sup>	-		
G3	PL5B	7	C <sup>3</sup>	-	PL5B	7	C <sup>3</sup>	-		
D1	PL6A	7	T <sup>3</sup>	-	PL6A	7	T <sup>3</sup>	-		
D2	PL6B	7	C <sup>3</sup>	-	PL6B	7	C <sup>3</sup>	-		
-	GNDIO7	7	-	-	GNDIO7	7	-	-		
E1	PL7A	7	Т	LUM0_PLLT_FB_A	PL7A	7	Т	LUM0_PLLT_FB_A		
E2	PL7B	7	С	LUM0_PLLC_FB_A	PL7B	7	С	LUM0_PLLC_FB_A		
H5	PL8A	7	T <sup>3</sup>	-	PL8A	7	T <sup>3</sup>	-		
H6	PL8B	7	C <sup>3</sup>	-	PL8B	7	C <sup>3</sup>	-		
H4	PL9A	7	-	-	PL9A	7	-	-		
H3	PL10B	7	-	VREF1_7	PL10B	7	-	VREF1_7		
F1	PL11A	7	T <sup>3</sup>	DQS	PL11A	7	T <sup>3</sup>	DQS		
F2	PL11B	7	C <sup>3</sup>	-	PL11B	7	C <sup>3</sup>	-		
-	GNDIO7	7	-	-	GNDIO7	7	-	-		
J5	PL12A	7	Т	-	PL12A	7	Т	-		
J6	PL12B	7	С	-	PL12B	7	С	-		
G1	PL13A	7	T <sup>3</sup>	-	PL13A	7	T <sup>3</sup>	-		
G2	PL13B	7	C <sup>3</sup>	-	PL13B	7	C <sup>3</sup>	-		
J4	PL15A	7	T <sup>3</sup>	-	PL15A	7	T <sup>3</sup>	-		
J3	PL15B	7	C <sup>3</sup>	-	PL15B	7	C <sup>3</sup>	-		
-	GNDIO7	7	-	-	GNDIO7	7	-	-		
H1	PL16A	7	Т	LUM0_PLLT_IN_A	PL16A	7	Т	LUM0_PLLT_IN_A		
H2	PL16B	7	С	LUM0_PLLC_IN_A	PL16B	7	С	LUM0_PLLC_IN_A		
J1	PL17A	7	T <sup>3</sup>		PL17A	7	T <sup>3</sup>			
J2	PL17B	7	C <sup>3</sup>	-	PL17B	7	C <sup>3</sup>	-		
K3	PL18A	7	-	VREF2_7	PL18A	7	-	VREF2_7		
K2	PL19B	7	-	-	PL19B	7	-			
K4	PL20A	7	T <sup>3</sup>	DQS	PL20A	7	T <sup>3</sup>	DQS		
-	GNDIO7	7	-		GNDIO7	7	-			
K5	PL20B	7	C <sup>3</sup>	-	PL20B	7	C <sup>3</sup>	-		
K1	PL21A	7	T	-	PL21A	7	Т	-		
L2	PL21B	7	С	-	PL21B	7	С	-		
L4	PL22A	7	T <sup>3</sup>	-	PL22A	7	T <sup>3</sup>	-		
L3	PL22B	7	C <sup>3</sup>		PL22B	7	C <sup>3</sup>			

# LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

			LFXP15			LFXP20						
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function				
D18	-	-	-	-	PT55B	1	С	-				
E18	-	-	-	-	PT55A	1	Т	-				
C19	-	-	-	-	PT54B	1	C	-				
C18	-	-	-	-	PT54A	1	Т	-				
C21	-	-	-	-	PT53B	1	С	-				
-	GNDIO1	1	-	-	GNDIO1	1	-	-				
B21	-	-	-	-	PT53A	1	Т	-				
E17	PT48B	1	С	-	PT52B	1	С	-				
E16	PT48A	1	Т	-	PT52A	1	Т	-				
C17	PT47B	1	С	-	PT51B	1	С	-				
D17	PT47A	1	Т	DQS	PT51A	1	Т	DQS				
F17	PT46B	1	-	-	PT50B	1	-	-				
F16	PT45A	1	-	-	PT49A	1	-	-				
C16	PT44B	1	С	-	PT48B	1	С	-				
D16	PT44A	1	Т	-	PT48A	1	Т	-				
A20	PT43B	1	С	-	PT47B	1	С	-				
-	GNDIO1	1	-	-	GNDIO1	1	-	-				
B20	PT43A	1	Т	-	PT47A	1	Т	-				
A19	PT42B	1	С	-	PT46B	1	С	-				
B19	PT42A	1	Т	-	PT46A	1	Т	-				
C15	PT41B	1	С	-	PT45B	1	С	-				
D15	PT41A	1	Т	-	PT45A	1	Т	-				
A18	PT40B	1	С	-	PT44B	1	С	-				
B18	PT40A	1	Т	-	PT44A	1	Т	-				
F15	PT39B	1	С	VREF1_1	PT43B	1	С	VREF1_1				
-	GNDIO1	1	-	-	GNDIO1	1	-	-				
E15	PT39A	1	Т	DQS	PT43A	1	Т	DQS				
A17	PT38B	1	-	-	PT42B	1	-	-				
B17	PT37A	1	-	-	PT41A	1	-	-				
E14	PT36B	1	С	-	PT40B	1	С	-				
F14	PT36A	1	Т	-	PT40A	1	Т	-				
D14	PT35B	1	С	-	PT39B	1	С	-				
C14	PT35A	1	Т	D0	PT39A	1	Т	D0				
A16	PT34B	1	С	D1	PT38B	1	С	D1				
B16	PT34A	1	Т	VREF2_1	PT38A	1	Т	VREF2_1				
A15	PT33B	1	С	-	PT37B	1	С	-				
B15	PT33A	1	Т	D2	PT37A	1	Т	D2				
-	GNDIO1	1	-	-	GNDIO1	1	-	-				
E13	PT32B	1	С	D3	PT36B	1	С	D3				
D13	PT32A	1	Т	-	PT36A	1	Т	-				
C13	PT31B	1	С	-	PT35B	1	С	-				
B13	PT31A	1	Т	DQS	PT35A	1	Т	DQS				

Part Number	I/Os	Voltage	Grade	Package	Pins	Temp.	LUTs					
LFXP10E-3FN388I	244	1.2V	-3	fpBGA	388	IND	9.7K					
LFXP10E-4FN388I	244	1.2V	-4	fpBGA	388	IND	9.7K					
LFXP10E-3FN256I	188	1.2V	-3	fpBGA	256	IND	9.7K					
LFXP10E-4FN256I	188	1.2V	-4	fpBGA	256	IND	9.7K					

## Industrial (Cont.)

Part Number	I/Os	Voltage	Grade	Package	Pins	Temp.	LUTs
LFXP15E-3FN484I	300	1.2V	-3	fpBGA	484	IND	15.5K
LFXP15E-4FN484I	300	1.2V	-4	fpBGA	484	IND	15.5K
LFXP15E-3FN388I	268	1.2V	-3	fpBGA	388	IND	15.5K
LFXP15E-4FN388I	268	1.2V	-4	fpBGA	388	IND	15.5K
LFXP15E-3FN256I	188	1.2V	-3	fpBGA	256	IND	15.5K
LFXP15E-4FN256I	188	1.2V	-4	fpBGA	256	IND	15.5K

Part Number	l/Os	Voltage	Grade	Package	Pins	Temp.	LUTs
LFXP20E-3FN484I	340	1.2V	-3	fpBGA	484	IND	19.7K
LFXP20E-4FN484I	340	1.2V	-4	fpBGA	484	IND	19.7K
LFXP20E-3FN388I	268	1.2V	-3	fpBGA	388	IND	19.7K
LFXP20E-4FN388I	268	1.2V	-4	fpBGA	388	IND	19.7K
LFXP20E-3FN256I	188	1.2V	-3	fpBGA	256	IND	19.7K
LFXP20E-4FN256I	188	1.2V	-4	fpBGA	256	IND	19.7K