

XE

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	15000
Total RAM Bits	331776
Number of I/O	268
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	388-BBGA
Supplier Device Package	388-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp15e-5fn388c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



LatticeXP Family Data Sheet Architecture

July 2007

Data Sheet DS1001

Architecture Overview

The LatticeXP architecture contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR) as shown in Figure 2-1.

On the left and right sides of the PFU array, there are Non-volatile Memory Blocks. In configuration mode this nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG[™] peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the configuration SRAM. With this technology, expensive external configuration memories are not required and designs are secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via wide busses happens in microseconds, providing an "instant-on" capability that allows easy interfacing in many applications.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional unit without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and register functions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used on the outside rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks. For every three rows of PFF blocks there is a row of PFU blocks.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO interfaces. PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. sysMEM EBRs are large dedicated fast memory blocks. They can be configured as RAM or ROM.

The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns as shown in Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Blocks. These PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relationship of the clocks. The LatticeXP architecture provides up to four PLLs per device.

Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sysCONFIG port which allows for serial or parallel device configuration. The LatticeXP devices are available for operation from 3.3V, 2.5V, 1.8V and 1.2V power supplies, providing easy integration into the overall system.

^{© 2007} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	MO	Multipurpose Input
Input	Multi-purpose	M1	Multipurpose Input
Input	Control signal	CE	Clock Enable
Input	Control signal	LSR	Local Set/Reset
Input	Control signal	CLK	System Clock
Input	Inter-PFU signal	FCIN	Fast Carry In ¹
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register Outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 ² MUX depending on the slice
Output	Inter-PFU signal	FCO	For the right most PFU the fast carry chain output ¹

Table 2-1. Slice Signal Descriptions

1. See Figure 2-2 for connection details.

2. Requires two PFUs.

Modes of Operation

Each Slice is capable of four modes of operation: Logic, Ripple, RAM and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

Table 2-2. Slice Modes

	Logic	Ripple	RAM	ROM
PFU Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	SP 16x2	ROM 16x1 x 2
PFF Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	N/A	ROM 16x1 x 2

Logic Mode: In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other Slices.

Ripple Mode: Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Ripple mode multiplier building block
- Comparator functions of A and B inputs
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B

Two additional signals: Carry Generate and Carry Propagate are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

RAM Mode: In this mode, distributed RAM can be constructed using each LUT block as a 16x1-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.

Lattice Semiconductor

Figure 2-6. Secondary Clock Sources



Clock Routing

The clock routing structure in LatticeXP devices consists of four Primary Clock lines and a Secondary Clock network per quadrant. The primary clocks are generated from MUXs located in each quadrant. Figure 2-7 shows this clock routing. The four secondary clocks are generated from MUXs located in each quadrant as shown in Figure 2-8. Each slice derives its clock from the primary clock lines, secondary clock lines and routing as shown in Figure 2-9.





Figure 2-10. PLL Diagram



Figure 2-11 shows the available macros for the PLL. Table 2-11 provides signal description of the PLL Block.

Figure 2-11. PLL Primitive



Table 2-5.	PLL	Signal	Descri	ptions
------------	-----	--------	--------	--------

Signal	I/O	Description
CLKI	I	Clock input from external pin or routing
CLKFB	I	PLL feedback input from CLKOP (PLL internal), from clock net (CLKOP) or from a user clock (PIN or logic)
RST	I	"1" to reset input clock divider
CLKOS	0	PLL output clock to clock tree (phase shifted/duty cycle changed)
CLKOP	0	PLL output clock to clock tree (No phase shift)
CLKOK	0	PLL output to clock tree through secondary clock divider
LOCK	0	"1" indicates PLL LOCK to CLKI
DDAMODE	I	Dynamic Delay Enable. "1" Pin control (dynamic), "0": Fuse Control (static)
DDAIZR	I	Dynamic Delay Zero. "1": delay = 0, "0": delay = on
DDAILAG	I	Dynamic Delay Lag/Lead. "1": Lag, "0": Lead
DDAIDEL[2:0]	I	Dynamic Delay Input
DDAOZR	0	Dynamic Delay Zero Output
DDAOLAG	0	Dynamic Delay Lag/Lead Output
DDAODEL[2:0]	0	Dynamic Delay Output

Lattice Semiconductor

in selected blocks the input to the DQS delay block. If one of the bypass options is not chosen, the signal first passes through an optional delay block. This delay, if selected, ensures no positive input-register hold-time requirement when using a global clock.

The input block allows two modes of operation. In the single data rate (SDR) the data is registered, by one of the registers in the single data rate sync register block, with the system clock. In the DDR Mode two registers are used to sample the data on the positive and negative edges of the DQS signal creating two data streams, D0 and D2. These two data streams are synchronized with the system clock before entering the core. Further discussion on this topic is in the DDR Memory section of this data sheet.

Figure 2-21 shows the input register waveforms for DDR operation and Figure 2-22 shows the design tool primitives. The SDR/SYNC registers have reset and clock enable available.

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred from the DQS to the system clock domain. For further discussion of this topic, see the DDR memory section of this data sheet.



Figure 2-20. Input Register Diagram

Figure 2-23. Output Register Block



*Latch is transparent when input is low.

Figure 2-24. ODDRXB Primitive



Tristate Register Block

The tristate register block provides the ability to register tri-state control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation and an additional latch for DDR operation. Figure 2-25 shows the diagram of the Tristate Register Block.

In SDR mode, ONEG1 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured a Dtype or latch. In DDR mode, ONEG1 is fed into one register on the positive edge of the clock and OPOS1 is latched. A multiplexer running off the same clock selects the correct register for feeding to the output (D0).

Figure 2-28. LatticeXP Banks



Note: N and M are the maximum number of I/Os per bank.

LatticeXP devices contain two types of sysIO buffer pairs.

1. Top and Bottom sysIO Buffer Pair (Single-Ended Outputs Only)

The sysIO buffer pairs in the top and bottom banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (both ratioed and referenced). The referenced input buffer can also be configured as a differential input.

The two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

Only the I/Os on the top and bottom banks have PCI clamps. Note that the PCI clamp is enabled after $V_{CC,}$ V_{CCAUX} and V_{CCIO} are at valid operating levels and the device has been configured.

2. Left and Right sysIO Buffer Pair (Differential and Single-Ended Outputs)

The sysIO buffer pairs in the left and right banks of the device consist of two single-ended output drivers, two sets of single-ended input buffers (both ratioed and referenced) and one differential output driver. The referenced input buffer can also be configured as a differential input. In these banks the two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

Select I/Os in the left and right banks have LVDS differential output drivers. Refer to the Logic Signal Connections tables for more information.

Figure 2-29 provides a pictorial representation of the different programming ports and modes available in the LatticeXP devices.

On power-up, the FPGA SRAM is ready to be configured with the sysCONFIG port active. The IEEE 1149.1 serial mode can be activated any time after power-up by sending the appropriate command through the TAP port.

Leave Alone I/O

When using 1532 mode for non-volatile memory programming, users may specify I/Os as high, low, tristated or held at current value. This provides excellent flexibility for implementing systems where reprogramming occurs on-the-fly.

TransFR (Transparent Field Reconfiguration)

TransFR (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a single ispVM command. See Lattice technical note #TN1087, *Minimizing System Interruption During Configuration Using TransFR Technology*, for details.

Security

The LatticeXP devices contain security bits that, when set, prevent the readback of the SRAM configuration and non-volatile memory spaces. Once set, the only way to clear security bits is to erase the memory space.

For more information on device configuration, please see details of additional technical documentation at the end of this data sheet.



Figure 2-29. ispXP Block Diagram

Internal Logic Analyzer Capability (ispTRACY)

All LatticeXP devices support an internal logic analyzer diagnostic feature. The diagnostic features provide capabilities similar to an external logic analyzer, such as programmable event and trigger condition and deep trace memory. This feature is enabled by Lattice's ispTRACY. The ispTRACY utility is added into the user design at compile time.

For more information on ispTRACY, please see information regarding additional technical documentation at the end of this data sheet.

Oscillator

Every LatticeXP device has an internal CMOS oscillator which is used to derive a master serial clock for configuration. The oscillator and the master serial clock run continuously in the configuration mode. The default value of the

Hot Socketing Specifications^{1, 2, 3, 4, 5, 6}

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I _{DK}	Input or I/O Leakage Current	$0 \le V_{IN} \le V_{IH}$ (MAX.)	-		+/-1000	μΑ

1. Insensitive to sequence of V_{CC} , V_{CCAUX} and V_{CCIO} . However, assumes monotonic rise/fall rates for V_{CC} , V_{CCAUX} and V_{CCIO} . 2. $0 \le V_{CC} \le V_{CC}$ (MAX) or $0 \le V_{CCAUX} \le V_{CCAUX}$ (MAX). 3. $0 \le V_{CCIO} \le V_{CCIO}$ (MAX) for top and bottom I/O banks. 4. $0.2 \le V_{CCIO} \le V_{CCIO}$ (MAX) for left and right I/O banks. 5. I_{DK} is additive to I_{PU} , I_{PW} or I_{BH} . 6. LVCMOS and LVTTL only.

Initialization Supply Current^{1, 2, 3, 4, 5, 6}

Symbol	Parameter	Device	Typ. ⁷	Units
		LFXP3E	40	mA
		LFXP6E	50	mA
		LFXP10E	110	mA
		LFXP15E	140	mA
	Coro Powor Supply	LFXP20E	250	mA
ICC	Core Fower Suppry	LFXP3C	60	mA
		LFXP6C	70	mA
		LFXP10C	150	mA
		LFXP15C	180	mA
		LFXP20C	290	mA
		LFXP3E/C	50	mA
		LFXP6E/C	60	mA
I _{CCAUX}	Auxiliary Power Supply	LFXP10E/C	90	mA
	CLAUX CICK	LFXP15 /C	110	mA
		LFXP20E/C	130	mA
ICCJ	V _{CCJ} Power Supply	All	2	mA

Over Recommended Operating Conditions

1. Until DONE signal is active.

2. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.

3. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the V_{CCIO} or GND.

4. Frequency 0MHz.

5. Typical user pattern.

6. Assume normal bypass capacitor/decoupling capacitor across the supply.

7. $T_A=25^{\circ}C$, power supplies at nominal voltage.

sysIO Single-Ended DC Electrical Characteristics

Input/Output	V _{IL}		V _{IH}		Vol Max.	Vou Min.	la	lou
Standard	Min. (V) Max. (V) Min. (V) Max. (V) (V)		(V)	(V)	(mA)	(mA)		
LVCMOS 3.3	-0.3	0.8	2.0	3.6	0.4	V _{CCIO} - 0.4	20, 16, 12, 8, 4	-20, -16, -12, -8, -4
					0.2	V _{CCIO} - 0.2	0.1	-0.1
LVTTL	-0.3	0.8	2.0	3.6	0.4	V _{CCIO} - 0.4	20, 16, 12, 8, 4	-20, -16, -12, -8, -4
					0.2	V _{CCIO} - 0.2	0.1	-0.1
LVCMOS 2.5	-0.3	0.7	1.7	3.6	0.4	V _{CCIO} - 0.4	20, 16, 12, 8, 4	-20, -16, -12, -8, -4
					0.2	V _{CCIO} - 0.2	0.1	-0.1
	-0.3	0.35\/	0.65\/	3.6	0.4	V _{CCIO} - 0.4	16, 12, 8, 4	-16, -12, -8, -4
	-0.5	0.33 v CCIO	0.03 V CCIO	5.0	0.2	V _{CCIO} - 0.2	0.1	-0.1
	-0.3	0.35\/	0.65\/	3.6	0.4	V _{CCIO} - 0.4	8, 4	-8, -4
	-0.3	0.33 A CCIO	0.03 ¢ CCIO	0.0	0.2	V _{CCIO} - 0.2	0.1	-0.1
LVCMOS 1.2	-0.3	0.42	0.78	3.6	0.4	V _{CCIO} - 0.4	6, 2	-6, -2
("C" Version)	-0.5	0.42	0.70	5.0	0.2	V _{CCIO} - 0.2	0.1	-0.1
LVCMOS 1.2	-0.3	0.351/	0.651/	3.6	0.4	V _{CCIO} - 0.4	6, 2	-6, -2
("E" Version)	-0.5	0.33 V CC	0.03 V CC	5.0	0.2	V _{CCIO} - 0.2	0.1	-0.1
PCI	-0.3	0.3V _{CCIO}	0.5V _{CCIO}	3.6	0.1V _{CCIO}	0.9V _{CCIO}	1.5	-0.5
SSTL3 class I	-0.3	V _{REF} - 0.2	V _{REF} + 0.2	3.6	0.7	V _{CCIO} - 1.1	8	-8
SSTL3 class II	-0.3	V _{REF} - 0.2	V _{REF} + 0.2	3.6	0.5	V _{CCIO} - 0.9	16	-16
SSTL2 class I	-0.3	V _{REF} - 0.18	V _{REF} + 0.18	3.6	0.54	V _{CCIO} - 0.62	7.6	-7.6
SSTL2 class II	-0.3	V _{REF} - 0.18	V _{REF} + 0.18	3.6	0.35	V _{CCIO} - 0.43	15.2	-15.2
SSTL18 class I	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	3.6	0.4	V _{CCIO} - 0.4	6.7	-6.7
HSTL15 class I	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCIO} - 0.4	8	-8
HSTL15 class III	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCIO} - 0.4	24	-8
HSTL18 class I	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCIO} - 0.4	9.6	-9.6
HSTL18 class II	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCIO} - 0.4	16	-16
HSTL18 class III	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCIO} - 0.4	24	-8

1. The average DC current drawn by I/Os between GND connections, or between the last GND in an I/O bank and the end of an I/O bank, as shown in the logic signal connections table shall not exceed n * 8mA. Where n is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.

Derating Logic Timing

Logic timing provided in the following sections of this data sheet and in the ispLEVER design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best-case process can be much better than the values given in the tables. The ispLEVER design tool from Lattice can provide logic timing numbers at a particular temperature and voltage.



Figure 3-10. Read Before Write (SP Read/Write on Port A, Input Registers Only)

Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive of the clock.

Figure 3-11. Write Through (SP Read/Write On Port A, Input Registers Only)



Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive of the clock.

LFXP3 Logic Signal Connections: 100 TQFP (Cont.)

Pin Number	Pin Function	Bank	Differential	Dual Function
88	PT14B	1	-	D7
89	PT13B	0	С	BUSY
90	GNDIO0	0	-	-
91	PT13A	0	Т	CS1N
92	PT12B	0	С	PCLKC0_0
93	PT12A	0	Т	PCLKT0_0
94	VCCIO0	0	-	-
95	PT9A	0	-	DOUT
96	PT8A	0	-	WRITEN
97	PT6A	0	-	DI
98	PT5A	0	-	CSN
99	GND	-	-	-
100	CFG0	0	-	-

Applies to LFXP "C" only.
Applies to LFXP "E" only.
Supports dedicated LVDS outputs.

LFXP3 & LFXP6 Logic Signal Connections: 208 PQFP (Cont.)

Din	LFXP3 LFXP6							
Number	Pin Function	Bank	Differential	Dual Function	Pin Function	Bank	Differential	Dual Function
47	GNDIO6	6	-	-	GNDIO6	6	-	-
48	PL18B	6	C ³	-	PL26B	6	C ³	-
49	GND	-	-	-	GND	-	-	-
50	VCCAUX	-	-	-	VCCAUX	-	-	-
51	SLEEPN ¹ /TOE ²	-	-	-	SLEEPN ¹ /TOE ²	-	-	-
52	INITN	5	-	-	INITN	5	-	-
53	VCC	-	-	-	VCC	-	-	-
54	PB2B	5	-	VREF1_5	PB5B	5	-	VREF1_5
55	PB3A	5	Т	-	PB6A	5	Т	DQS
56	PB3B	5	С	-	PB6B	5	С	-
57	PB4A	5	Т	-	PB7A	5	Т	-
58	PB4B	5	С	-	PB7B	5	С	-
59	GNDIO5	5	-	-	GNDIO5	5	-	-
60	PB5A	5	Т	-	PB8A	5	Т	-
61	PB5B	5	С	VREF2_5	PB8B	5	C	VREF2_5
62	PB6A	5	Т	-	PB9A	5	Т	-
63	PB6B	5	С	-	PB9B	5	C	-
64	VCCIO5	5	-	-	VCCIO5	5	-	-
65	PB7A	5	Т	-	PB10A	5	Т	-
66	PB7B	5	С	-	PB10B	5	C	-
67	PB8A	5	Т	-	PB11A	5	Т	-
68	PB8B	5	С	-	PB11B	5	C	-
69	GNDIO5	5	-	-	GNDIO5	5	-	-
70	PB9A	5	-	-	PB12A	5	-	-
71	PB10B	5	-	-	PB13B	5	-	-
72	PB11A	5	Т	DQS	PB14A	5	Т	DQS
73	PB11B	5	С	-	PB14B	5	С	-
74	VCCIO5	5	-	-	VCCIO5	5	-	-
75	PB12A	5	T	-	PB15A	5	T	-
76	PB12B	5	C	-	PB15B	5	C	-
77	PB13A	5	T	-	PB16A	5	T	-
78	PB13B	5	С	-	PB16B	5	С	-
79	GND	-	-	-	GND	-	-	-
80	VCC	-	-	-	VCC	-	-	-
81	PB14A	4	I	-	PB17A	4		-
82	GNDIO4	4	-	-	GNDIO4	4	-	-
83	PB14B	4	C T	-	PB17B	4	C	-
84	PB15A	4	1	PCLK14_0	PB18A	4	1	PCLK14_0
85	PB15B	4	C T	PCLKC4_0	PB18B	4	C	PCLKC4_0
86	PB16A	4	Т	-	PB19A	4	Т	-
87		4	-	-		4	-	-
88	PB16B	4	C	-	PB19B	4	C	-
89	PB17A	4	-	-	PB20A	4	-	-
90	PB18B	4	-	-	PB21B	4	-	-
91	PB19A	4	Г	DQS	PB22A	4	ſ	DQS
92	GNDIO4	4	-	-	GNDIO4	4	-	-

LFXP6 & LFXP10 Logic Signal Connections: 256 fpBGA (Cont.)

	LFXP6					LFXP10			
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function	
E8	PT13B	0	-	-	PT17B	0	-	-	
D8	PT12A	0	-	DOUT	PT16A	0	-	DOUT	
A6	PT11B	0	С	-	PT15B	0	С	-	
-	GNDIO0	0	-	-	GNDIO0	0	-	-	
C6	PT11A	0	Т	WRITEN	PT15A	0	Т	WRITEN	
E7	PT10B	0	С	-	PT14B	0	С	-	
D7	PT10A	0	Т	VREF1_0	PT14A	0	Т	VREF1_0	
A5	PT9B	0	С	-	PT13B	0	С	-	
B5	PT9A	0	Т	DI	PT13A	0	Т	DI	
A4	PT8B	0	С	-	PT12B	0	C	-	
B6	PT8A	0	Т	CSN	PT12A	0	Т	CSN	
E6	PT7B	0	С	-	PT11B	0	С	-	
-	GNDIO0	0	-	-	GNDIO0	0	-	-	
D6	PT7A	0	Т	-	PT11A	0	Т	-	
D5	PT6B	0	С	VREF2_0	PT10B	0	С	VREF2_0	
A3	PT6A	0	Т	DQS	PT10A	0	Т	DQS	
B3	PT5B	0	-	-	PT9B	0	-	-	
B2	PT4A	0	-	-	PT8A	0	-	-	
A2	PT3B	0	С	-	PT7B	0	С	-	
B1	PT3A	0	Т	-	PT7A	0	Т	-	
F5	PT2B	0	С	-	PT6B	0	С	-	
-	GNDIO0	0	-	-	GNDIO0	0	-	-	
C5	PT2A	0	Т	-	PT6A	0	Т	-	
C4	CFG0	0	-	-	CFG0	0	-	-	
B4	CFG1	0	-	-	CFG1	0	-	-	
C3	DONE	0	-	-	DONE	0	-	-	
A1	GND	-	-	-	GND	-	-	-	
A16	GND	-	-	-	GND	-	-	-	
F11	GND	-	-	-	GND	-	-	-	
F6	GND	-	-	-	GND	-	-	-	
G10	GND	-	-	-	GND	-	-	-	
G7	GND	-	-	-	GND	-	-	-	
G8	GND	-	-	-	GND	-	-	-	
G9	GND	-	-	-	GND	-	-	-	
H10	GND	-	-	-	GND	-	-	-	
H7	GND	-	-	-	GND	-	-	-	
H8	GND	-	-	-	GND	-	-	-	
H9	GND	-	-	-	GND	-	-	-	
J10	GND	-	-	-	GND	-	-	-	
J7	GND	-	-	-	GND	-	-	-	
J8	GND	-	-	-	GND	-	-	-	
J9	GND	-	-	-	GND	-	-	-	

LFXP15 & LFXP20 Logic Signal Connections: 256 fpBGA (Cont.)

	LFXP15					LFXP20			
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function	
G10	GND	-	-	-	GND	-	-	-	
G7	GND	-	-	-	GND	-	-	-	
G8	GND	-	-	-	GND	-	-	-	
G9	GND	-	-	-	GND	-	-	-	
H10	GND	-	-	-	GND	-	-	-	
H7	GND	-	-	-	GND	-	-	-	
H8	GND	-	-	-	GND	-	-	-	
H9	GND	-	-	-	GND	-	-	-	
J10	GND	-	-	-	GND	-	-	-	
J7	GND	-	-	-	GND	-	-	-	
J8	GND	-	-	-	GND	-	-	-	
J9	GND	-	-	-	GND	-	-	-	
K10	GND	-	-	-	GND	-	-	-	
K7	GND	-	-	-	GND	-	-	-	
K8	GND	-	-	-	GND	-	-	-	
K9	GND	-	-	-	GND	-	-	-	
L11	GND	-	-	-	GND	-	-	-	
L6	GND	-	-	-	GND	-	-	-	
T1	GND	-	-	-	GND	-	-	-	
T16	GND	-	-	-	GND	-	-	-	
D13	VCC	-	-	-	VCC	-	-	-	
D4	VCC	-	-	-	VCC	-	-	-	
E12	VCC	-	-	-	VCC	-	-	-	
E5	VCC	-	-	-	VCC	-	-	-	
M12	VCC	-	-	-	VCC	-	-	-	
M5	VCC	-	-	-	VCC	-	-	-	
N13	VCC	-	-	-	VCC	-	-	-	
N4	VCC	-	-	-	VCC	-	-	-	
E13	VCCAUX	-	-	-	VCCAUX	-	-	-	
E4	VCCAUX	-	-	-	VCCAUX	-	-	-	
M13	VCCAUX	-	-	-	VCCAUX	-	-	-	
M4	VCCAUX	-	-	-	VCCAUX	-	-	-	
F7	VCCIO0	0	-	-	VCCIO0	0	-	-	
F8	VCCIO0	0	-	-	VCCIO0	0	-	-	
F10	VCCIO1	1	-	-	VCCIO1	1	-	-	
F9	VCCIO1	1	-	-	VCCIO1	1	-	-	
G11	VCCIO2	2	-	-	VCCIO2	2	-	-	
H11	VCCIO2	2	-	-	VCCIO2	2	-	-	
J11	VCCIO3	3	-	-	VCCIO3	3	-	-	
K11	VCCIO3	3	-	-	VCCIO3	3	-	-	
L10	VCCIO4	4	-	-	VCCIO4	4	-	-	
L9	VCCIO4	4	-	-	VCCIO4	4	-	-	
		1	1			1			

LFXP10, LFXP15 & LFXP20 Logic Signal Connections: 388 fpBGA (Cont.)

	LFXP10				LFXP15				LFXP20			
Ball Number	Ball Function	Bank	Diff.	Dual Function	Ball Function	Bank	Diff.	Dual Function	Ball Function	Bank	Diff.	Dual Function
K11	GND	-	-	-	GND	-	-	-	GND	-	-	-
K12	GND	-	-	-	GND	-	-	-	GND	-	-	-
K13	GND	-	-	-	GND	-	-	-	GND	-	-	-
K14	GND	-	-	-	GND	-	-	-	GND	-	-	-
K9	GND	-	-	-	GND	-	-	-	GND	-	-	-
L10	GND	-	-	-	GND	-	-	-	GND	-	-	-
L11	GND	-	-	-	GND	-	-	-	GND	-	-	-
L12	GND	-	-	-	GND	-	-	-	GND	-	-	-
L13	GND	-	-	-	GND	-	-	-	GND	-	-	-
L14	GND	-	-	-	GND	-	-	-	GND	-	-	-
L9	GND	-	-	-	GND	-	-	-	GND	-	-	-
M10	GND	-	-	-	GND	-	-	-	GND	-	-	-
M11	GND	-	-	-	GND	-	-	-	GND	-	-	-
M12	GND	-	-	-	GND	-	-	-	GND	-	-	-
M13	GND	-	-	-	GND	-	-	-	GND	-	-	-
M14	GND	-	-	-	GND	-	-	-	GND	-	-	-
M9	GND	-	-	-	GND	-	-	-	GND	-	-	-
N10	GND	-	-	-	GND	-	-	-	GND	-	-	-
N11	GND	-	-	-	GND	-	-	-	GND	-	-	-
N12	GND	-	-	-	GND	-	-	-	GND	-	-	-
N13	GND	-	-	-	GND	-	-	-	GND	-	-	-
N14	GND	-	-	-	GND	-	-	-	GND	-	-	-
N9	GND	-	-	-	GND	-	-	-	GND	-	-	-
P10	GND	-	-	-	GND	-	-	-	GND	-	-	-
P11	GND	-	-	-	GND	-	-	-	GND	-	-	-
P12	GND	-	-	-	GND	-	-	-	GND	-	-	-
P13	GND	-	-	-	GND	-	-	-	GND	-	-	-
P14	GND	-	-	-	GND	-	-	-	GND	-	-	-
P9	GND	-	-	-	GND	-	-	-	GND	-	-	-
R10	GND	-	-	-	GND	-	-	-	GND	-	-	-
R11	GND	-	-	-	GND	-	-	-	GND	-	-	-
R12	GND	-	-	-	GND	-	-	-	GND	-	-	-
R13	GND	-	-	-	GND	-	-	-	GND	-	-	-
R14	GND	-	-	-	GND	-	-	-	GND	-	-	-
H9	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
J15	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
J8	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
K15	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
K8	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
L15	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
L8	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
M15	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
M8	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
N15	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
N8	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
P15	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
P8	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
R9	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
G16	VCCAUX	-	-	-	VCCAUX	-	-	-	VCCAUX	-	-	-
L		۱		1		t						

LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

Ball Number Bank Differential Function Dual Function Bank Support Differential Function Dual Function J5 GND - - GND - - J8 GND - - GND - - J9 GND - - GND - - K10 GND - - GND - - K11 GND - - GND - - K12 GND - - GND - - - K14 GND - - GND - - - K13 GND - - GND - - - K14 GND - - GND - </th <th></th> <th colspan="5">LFXP15</th> <th colspan="6">LFXP20</th>		LFXP15					LFXP20					
J15 GND . . GND . . J8 GND .	Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function			
J8 GND ·	J15	GND	-	-	-	GND	-	-	-			
J9 GND ·	J8	GND	-	-	-	GND	-	-	-			
K10 GND - - GND - - K11 GND - - GND - - K12 GND - - GND - - K13 GND - - GND - - K13 GND - - GND - - K14 GND - - GND - - K4 GND - - GND - - K4 GND - - GND - - - K12 GND - - GND - - - - L10 GND - - GND -	J9	GND	-	-	-	GND	-	-	-			
K11 GND - - GND - - K12 GND - - GND - - K13 GND - - GND - - K14 GND - - GND - - K9 GND - - GND - - L10 GND - - GND - - L11 GND - - GND - - L12 GND - - GND - - - L13 GND - - GND - - - - L13 GND - - GND -	K10	GND	-	-	-	GND	-	-	-			
K12 GND - - GND - - K14 GND - - GND - - L10 GND - - GND - - L10 GND - - GND - - L11 GND - - GND - - - L12 GND - - GND - - - - L13 GND - - GND - <td< td=""><td>K11</td><td>GND</td><td>-</td><td>-</td><td>-</td><td>GND</td><td>-</td><td>-</td><td>-</td></td<>	K11	GND	-	-	-	GND	-	-	-			
K13 GND . <td>K12</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	K12	GND	-	-	-	GND	-	-	-			
K14 GND . <td>K13</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	K13	GND	-	-	-	GND	-	-	-			
K9 GND · · GND · <td>K14</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	K14	GND	-	-	-	GND	-	-	-			
L10 GND - - GND - - L11 GND - - GND - - L12 GND - - GND - - L13 GND - - GND - - L14 GND - - GND - - L14 GND - - GND - - L14 GND - - GND - - L19 GND - - GND - - - M10 GND - - GND - - - M12 GND - - GND - - - M13 GND - - GND - - - - N11 GND - - GND - - - - N11 GND - - GND - - - -	K9	GND	-	-	-	GND	-	-	-			
L11 GND - - GND - - L12 GND - - GND - - L13 GND - - GND - - L14 GND - - GND - - L14 GND - - GND - - M10 GND - - GND - - M10 GND - - GND - - M11 GND - - GND - - - M13 GND - - GND - - - - M13 GND - - GND - - - - N11 GND - - GND - - - - N11 GND - - GND - - - - N11 GND - - GND - - -	L10	GND	-	-	-	GND	-	-	-			
L12 GND - - GND - - L13 GND - - GND - - L14 GND - - GND - - L9 GND - - GND - - M10 GND - - GND - - M11 GND - - GND - - M11 GND - - GND - - M11 GND - - GND - - - M13 GND - - GND - - - - M13 GND - - GND - - - - M14 GND - - GND - - - - N11 GND - - GND - - - - N14 GND - - GND - - -	L11	GND	-	-	-	GND	-	-	-			
L13 GND - - GND - - L14 GND - - GND - - L9 GND - - GND - - M10 GND - - GND - - M11 GND - - GND - - - M13 GND - - GND - - - - M14 GND - - GND - - - - N10 GND - - GND -	L12	GND	-	-	-	GND	-	-	-			
L14 GND - - GND - - L9 GND - - GND - - M10 GND - - GND - - M11 GND - - GND - - M12 GND - - GND - - M13 GND - - GND - - M13 GND - - GND - - M14 GND - - GND - - - M14 GND - - GND - - - M10 GND - - GND - - - N10 GND - - GND - - - - N11 GND - - GND - - - - N11 GND - - GND - - - - -	L13	GND	-	-	-	GND	-	-	-			
L9 GND ·	L14	GND	-	-	-	GND	-	-	-			
M10 GND · <td>L9</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	L9	GND	-	-	-	GND	-	-	-			
M11 GND · <td>M10</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M10	GND	-	-	-	GND	-	-	-			
M12 GND · <td>M11</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M11	GND	-	-	-	GND	-	-	-			
M13 GND - - GND - </td <td>M12</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M12	GND	-	-	-	GND	-	-	-			
M14 GND - - GND - </td <td>M13</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M13	GND	-	-	-	GND	-	-	-			
M9 GND - - - GND - <td>M14</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M14	GND	-	-	-	GND	-	-	-			
N10 GND - - GND - </td <td>M9</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M9	GND	-	-	-	GND	-	-	-			
N11 GND - - GND - </td <td>N10</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	N10	GND	-	-	-	GND	-	-	-			
N12 GND - - GND - </td <td>N11</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	N11	GND	-	-	-	GND	-	-	-			
N13 GND - - - GND - - - N14 GND - - - GND -	N12	GND	-	-	-	GND	-	-	-			
N14 GND - - GND - </td <td>N13</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	N13	GND	-	-	-	GND	-	-	-			
N9 GND - - - GND - <td>N14</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	N14	GND	-	-	-	GND	-	-	-			
P10 GND - - - GND - </td <td>N9</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	N9	GND	-	-	-	GND	-	-	-			
P11 GND - - - GND - </td <td>P10</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P10	GND	-	-	-	GND	-	-	-			
P12 GND - - - GND - </td <td>P11</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P11	GND	-	-	-	GND	-	-	-			
P13 GND - - - GND - </td <td>P12</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P12	GND	-	-	-	GND	-	-	-			
P14 GND - - GND - </td <td>P13</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P13	GND	-	-	-	GND	-	-	-			
P15 GND - - - GND - - - <th -<="" <="" td=""><td>P14</td><td>GND</td><td>-</td><td>-</td><td>-</td><td>GND</td><td>-</td><td>-</td><td>-</td></th>	<td>P14</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P14	GND	-	-	-	GND	-	-	-		
P8 GND - - GND - <td>P15</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P15	GND	-	-	-	GND	-	-	-			
P9 GND - - GND - <td>P8</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P8	GND	-	-	-	GND	-	-	-			
R14 GND - - GND - </td <td>P9</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P9	GND	-	-	-	GND	-	-	-			
R9 GND - - GND - <td>R14</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	R14	GND	-	-	-	GND	-	-	-			
F10 VCC - - VCC - </td <td>R9</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	R9	GND	-	-	-	GND	-	-	-			
F13 VCC - - VCC - </td <td>F10</td> <td>VCC</td> <td>-</td> <td>-</td> <td>-</td> <td>VCC</td> <td>-</td> <td>-</td> <td>-</td>	F10	VCC	-	-	-	VCC	-	-	-			
G10 VCC - - VCC - </td <td>F13</td> <td>VCC</td> <td>-</td> <td>-</td> <td>-</td> <td>VCC</td> <td>-</td> <td>-</td> <td>-</td>	F13	VCC	-	-	-	VCC	-	-	-			
G13 VCC	G10	VCC	-	-	-	VCC	-	-	-			
	G13	VCC	-	-	-	VCC	-	-	-			
G14 VCC VCC	G14	VCC	-	-	-	VCC	-	-	-			

Part Number	I/Os	Voltage	Grade	Package	Pins	Temp.	LUTs			
LFXP15E-3F484I	300	1.2V	-3	fpBGA	484	IND	15.5K			
LFXP15E-4F484I	300	1.2V	-4	fpBGA	484	IND	15.5K			
LFXP15E-3F388I	268	1.2V	-3	fpBGA	388	IND	15.5K			
LFXP15E-4F388I	268	1.2V	-4	fpBGA	388	IND	15.5K			
LFXP15E-3F256I	188	1.2V	-3	fpBGA	256	IND	15.5K			
LFXP15E-4F256I	188	1.2V	-4	fpBGA	256	IND	15.5K			

Industrial (Cont.)

Part Number	l/Os	Voltage	Grade	Package	Pins	Temp.	LUTs
LFXP20E-3F484I	340	1.2V	-3	fpBGA	484	IND	19.7K
LFXP20E-4F484I	340	1.2V	-4	fpBGA	484	IND	19.7K
LFXP20E-3F388I	268	1.2V	-3	fpBGA	388	IND	19.7K
LFXP20E-4F388I	268	1.2V	-4	fpBGA	388	IND	19.7K
LFXP20E-3F256I	188	1.2V	-3	fpBGA	256	IND	19.7K
LFXP20E-4F256I	188	1.2V	-4	fpBGA	256	IND	19.7K