#### Lattice Semiconductor Corporation - <u>LFXP20E-4F484I Datasheet</u>



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	20000
Total RAM Bits	405504
Number of I/O	340
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	484-BBGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp20e-4f484i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Slice

Each slice contains two LUT4 lookup tables feeding two registers (programmed to be in FF or Latch mode), and some associated logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select and wider RAM/ROM functions. Figure 2-3 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge/level clocks.

There are 14 input signals: 13 signals from routing and one from the carry-chain (from adjacent slice or PFU). There are 7 outputs: 6 to routing and one to carry-chain (to adjacent PFU). Table 2-1 lists the signals associated with each slice.

Figure 2-3. Slice Diagram





Figure 2-5. Primary Clock Sources




Note: Smaller devices have two PLLs.

### **Secondary Clock Sources**

LatticeXP devices have four secondary clock resources per quadrant. The secondary clock branches are tapped at every PFU. These secondary clock networks can also be used for controls and high fanout data. These secondary clocks are derived from four clock input pads and 16 routing signals as shown in Figure 2-6.


Figure 2-6. Secondary Clock Sources



### **Clock Routing**

The clock routing structure in LatticeXP devices consists of four Primary Clock lines and a Secondary Clock network per quadrant. The primary clocks are generated from MUXs located in each quadrant. Figure 2-7 shows this clock routing. The four secondary clocks are generated from MUXs located in each quadrant as shown in Figure 2-8. Each slice derives its clock from the primary clock lines, secondary clock lines and routing as shown in Figure 2-9.

Figure 2-7. Per Quadrant Primary Clock Selection



- 2. Dvnamic clock select.

Figure 2-10. PLL Diagram




Figure 2-11 shows the available macros for the PLL. Table 2-11 provides signal description of the PLL Block.

Figure 2-11. PLL Primitive





Table 2-5. PLL Signal Descriptions

Signal	I/O	Description
CLKI	I	Clock input from external pin or routing
CLKFB	I	PLL feedback input from CLKOP (PLL internal), from clock net (CLKOP) or from a user clock (PIN or logic)
RST	I	"1" to reset input clock divider
CLKOS	0	PLL output clock to clock tree (phase shifted/duty cycle changed)
CLKOP	0	PLL output clock to clock tree (No phase shift)
CLKOK	0	PLL output to clock tree through secondary clock divider
LOCK	0	"1" indicates PLL LOCK to CLKI
DDAMODE	I	Dynamic Delay Enable. "1" Pin control (dynamic), "0": Fuse Control (static)
DDAIZR	I	Dynamic Delay Zero. "1": delay = 0, "0": delay = on
DDAILAG	I	Dynamic Delay Lag/Lead. "1": Lag, "0": Lead
DDAIDEL[2:0]	I	Dynamic Delay Input
DDAOZR	0	Dynamic Delay Zero Output
DDAOLAG	0	Dynamic Delay Lag/Lead Output
DDAODEL[2:0]	0	Dynamic Delay Output

Figure 2-25. Tristate Register Block



#### \*Latch is transparent when input is low.

#### **Control Logic Block**

The control logic block allows the selection and modification of control signals for use in the PIO block. A clock is selected from one of the clock signals provided from the general purpose routing and a DQS signal provided from the programmable DQS pin. The clock can optionally be inverted.

The clock enable and local reset signals are selected from the routing and optionally inverted. The global tristate signal is passed through this block.

### **DDR Memory Support**

Implementing high performance DDR memory interfaces requires dedicated DDR register structures in the input (for read operations) and in the output (for write operations). As indicated in the PIO Logic section, the LatticeXP devices provide this capability. In addition to these registers, the LatticeXP devices contain two elements to simplify the design of input structures for read operations: the DQS delay block and polarity control logic.

#### **DLL Calibrated DQS Delay Block**

Source Synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment, however in DDR memories the clock (referred to as DQS) is not free running so this approach cannot be used. The DQS Delay block provides the required clock alignment for DDR memory interfaces.

The DQS signal (selected PIOs only) feeds from the PAD through a DQS delay element to a dedicated DQS routing resource. The DQS signal also feeds the polarity control logic which controls the polarity of the clock to the sync registers in the input register blocks. Figures 2-26 and 2-27 show how the polarity control logic are routed to the PIOs.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of calibration (6-bit bus) signals from two DLLs on opposite sides of the device. Each DLL compensates DQS Delays in its half of the device as shown in Figure 2-27. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.

#### **Polarity Control Logic**

In a typical DDR Memory interface design, the phase relation between the incoming delayed DQS strobe and the internal system Clock (during the READ cycle) is unknown.

The LatticeXP family contains dedicated circuits to transfer data between these domains. To prevent setup and hold violations at the domain transfer between DQS (delayed) and the system Clock a clock polarity selector is used. This changes the edge on which the data is registered in the synchronizing registers in the input register block. This requires evaluation at the start of the each READ cycle for the correct clock polarity.

Prior to the READ operation in DDR memories DQS is in tristate (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit detects this transition. This signal is used to control the polarity of the clock to the synchronizing registers.

#### sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in eight groups referred to as Banks. The sysIO buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL.

#### sysIO Buffer Banks

LatticeXP devices have eight sysIO buffer banks; each is capable of supporting multiple I/O standards. Each sysIO bank has its own I/O supply voltage ( $V_{CCIO}$ ), and two voltage references  $V_{REF1}$  and  $V_{REF2}$  resources allowing each bank to be completely independent from each other. Figure 2-28 shows the eight banks and their associated supplies.

In the LatticeXP devices, single-ended output buffers and ratioed input buffers (LVTTL, LVCMOS, PCI and PCI-X) are powered using  $V_{CCIO}$ . LVTTL, LVCMOS33, LVCMOS25 and LVCMOS12 can also be set as a fixed threshold input independent of  $V_{CCIO}$ . In addition to the bank  $V_{CCIO}$  supplies, the LatticeXP devices have a  $V_{CC}$  core logic power supply, and a  $V_{CCAUX}$  supply that power all differential and referenced buffers.

Each bank can support up to two separate VREF voltages, VREF1 and VREF2 that set the threshold for the referenced input buffers. In the LatticeXP devices, a dedicated pin in a bank can be configured to be a reference voltage supply pin. Each I/O is individually configurable based on the bank's supply and reference voltages.

Table 2-9. Characteristics of Normal, Off and Sleep Modes

Characteristic	Normal	Off	Sleep
SLEEPN Pin	High	_	Low
Static Icc	Typical <100mA	0	Typical <100uA
I/O Leakage	<10μΑ	<1mA	<10μΑ
Power Supplies VCC/VCCIO/VCCAUX	Normal Range	Off	Normal Range
Logic Operation	User Defined	Non Operational	Non operational
I/O Operation	User Defined	Tri-state	Tri-state
JTAG and Programming circuitry	Operational	Non-operational	Non-operational
EBR Contents and Registers	Maintained	Non-maintained	Non-maintained

#### **SLEEPN Pin Characteristics**

The SLEEPN pin behaves as an LVCMOS input with the voltage standard appropriate to the VCC supply for the device. This pin also has a weak pull-up typically in the order of  $10\mu$ A along with a Schmidt trigger and glitch filter to prevent false triggering. An external pull-up to  $V_{CC}$  is recommended when Sleep Mode is not used to ensure the device stays in normal operation mode. Typically the device enters Sleep Mode several hundred ns after SLEEPN is held at a valid low and restarts normal operation as specified in the Sleep Mode Timing table. The AC and DC specifications portion of this data sheet show a detailed timing diagram.

#### Configuration and Testing

The following section describes the configuration and testing features of the LatticeXP family of devices.

#### **IEEE 1149.1-Compliant Boundary Scan Testability**

All LatticeXP devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port has its own supply voltage V<sub>CCJ</sub> and can operate with LVCMOS3.3, 2.5, 1.8, 1.5 and 1.2 standards.

For more details on boundary scan test, please see information regarding additional technical documentation at the end of this data sheet.

#### **Device Configuration**

All LatticeXP devices contain two possible ports that can be used for device configuration and programming. The test access port (TAP), which supports serial configuration, and the sysCONFIG port that supports both byte-wide and serial configuration.

The non-volatile memory in the LatticeXP can be configured in three different modes:

- In sysCONFIG mode via the sysCONFIG port. Note this can also be done in background mode.
- In 1532 mode via the 1149.1 port.
- In background mode via the 1149.1 port. This allows the device to be operated while reprogramming takes
  place.

The SRAM configuration memory can be configured in three different ways:

- At power-up via the on-chip non-volatile memory.
- In 1532 mode via the 1149.1 port SRAM direct configuration.
- In sysCONFIG mode via the sysCONFIG port SRAM direct configuration.

# Initialization Supply Current<sup>1, 2, 3, 4, 5, 6</sup>

#### **Over Recommended Operating Conditions**

Symbol	Parameter	Device	Typ. <sup>7</sup>	Units
		LFXP3E	40	mA
		LFXP6E	50	mA
		LFXP10E	110	mA
		LFXP15E	140	mA
1	Core Power Supply	LFXP20E	250	mA
Icc	Core Fower Supply	LFXP3C	60	mA
		LFXP6C	70	mA
		LFXP10C	150	mA
		LFXP15C	180	mA
		LFXP20C	290	mA
		LFXP3E/C	50	mA
		LFXP6E/C	60	mA
I <sub>CCAUX</sub>	Auxiliary Power Supply V <sub>CCAUX</sub> = 3.3V	LFXP10E/C	90	mA
	- CCAUX — 0.0V	LFXP15 /C	110	mA
		LFXP20E/C	130	mA
I <sub>CCJ</sub>	V <sub>CCJ</sub> Power Supply	All	2	mA

<sup>1.</sup> Until DONE signal is active.

<sup>2.</sup> For further information on supply current, please see details of additional technical documentation at the end of this data sheet.

<sup>3.</sup> Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the V<sub>CCIO</sub> or GND.

<sup>4.</sup> Frequency 0MHz.


<sup>5.</sup> Typical user pattern.

<sup>6.</sup> Assume normal bypass capacitor/decoupling capacitor across the supply.

<sup>7.</sup>  $T_A=25$ °C, power supplies at nominal voltage.


### **EBR Memory Timing Diagrams**

Figure 3-8. Read Mode (Normal)



Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive of the clock.

Figure 3-9. Read Mode with Input and Output Registers





# LatticeXP Family Data Sheet Pinout Information

November 2007 Data Sheet DS1001

### **Signal Descriptions**

Signal Name	I/O	Descriptions
General Purpose	I	
		[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).
		[Row/Column Number] indicates the PFU row or the column of the device on which the PIC exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.
P[Edge] [Row/Column Number*]_[A/B]	I/O	[A/B] indicates the PIO within the PIC to which the pad is connected.
		Some of these user programmable pins are shared with special function pins. These pin when not used as special purpose pins can be programmed as I/Os for user logic.
		During configuration, the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.
GSRN	ı	Global RESET signal. (Active low). Any I/O pin can be configured to be GSRN.
NC	_	No connect.
GND	_	GND - Ground. Dedicated Pins.
V <sub>CC</sub>	_	VCC - The power supply pins for core logic. Dedicated Pins.
V <sub>CCAUX</sub>	_	$V_{\text{CCAUX}}$ - The Auxiliary power supply pin. It powers all the differential and referenced input buffers. Dedicated Pins.
V <sub>CCP0</sub>	_	Voltage supply pins for ULM0PLL (and LLM1PLL1).
V <sub>CCP1</sub>	_	Voltage supply pins for URM0PLL (and LRM1PLL¹).
GNDP0	_	Ground pins for ULM0PLL (and LLM1PLL¹).
GNDP1	_	Ground pins for URM0PLL (and LRM1PLL1).
V <sub>CCIOx</sub>	_	V <sub>CCIO</sub> - The power supply pins for I/O bank x. Dedicated Pins.
V <sub>REF1(x)</sub> , V <sub>REF2(x)</sub>	_	Reference supply pins for I/O bank x. Pre-determined pins in each bank are assigned as V <sub>REF</sub> inputs. When not used, they may be used as I/O pins.
PLL and Clock Functions (Used as user	progra	ammable I/O pins when not in use for PLL or clock pins)
[LOC][num]_PLL[T, C]_IN_A		Reference clock (PLL) input Pads: ULM, LLM, URM, LRM, num = row from center, T = true and C = complement, index A, B, Cat each side.
[LOC][num]_PLL[T, C]_FB_A	_	Optional feedback (PLL) input Pads: ULM, LLM, URM, LRM, num = row from center, T = true and C = complement, index A, B, Cat each side.
PCLK[T, C]_[n:0]_[3:0]	_	Primary Clock Pads, T = true and C = complement, n per side, indexed by bank and 0,1, 2, 3 within bank.
[LOC]DQS[num]	_	DQS input Pads: T (Top), R (Right), B (Bottom), L (Left), DQS, num = Ball function number. Any pad can be configured to be DQS output.

# LFXP3 Logic Signal Connections: 100 TQFP (Cont.)

Pin Number	Pin Function	Bank	Differential	Dual Function
88	PT14B	1	-	D7
89	PT13B	0	С	BUSY
90	GNDIO0	0	-	-
91	PT13A	0	Т	CS1N
92	PT12B	0	С	PCLKC0_0
93	PT12A	0	Т	PCLKT0_0
94	VCCIO0	0	-	-
95	PT9A	0	-	DOUT
96	PT8A	0	-	WRITEN
97	PT6A	0	-	DI
98	PT5A	0	-	CSN
99	GND	-	-	-
100	CFG0	0	-	-

Applies to LFXP "C" only.
 Applies to LFXP "E" only.
 Supports dedicated LVDS outputs.

# LFXP3 & LFXP6 Logic Signal Connections: 208 PQFP (Cont.)

			LFXP3		LFXP6				
Pin Number	Pin Function	Bank	Differential	Dual Function	Pin Function	Bank	Differential	Dual Function	
139	PR7A	2	T <sup>3</sup>	DQS	PR7A	2	T <sup>3</sup>	DQS	
140	VCCIO2	2	-	-	VCCIO2	2	-	-	
141	PR6B	2	-	VREF1_2	PR6B	2	-	VREF1_2	
142	PR5A	2	-	VREF2_2	PR5A	2	-	VREF2_2	
143	GNDIO2	2	-	-	GNDIO2	2	-		
144	PR4B	2	C <sup>3</sup>	-	PR4B	2	C <sup>3</sup>	-	
145	PR4A	2	T <sup>3</sup>	-	PR4A	2	T <sup>3</sup>	-	
146	PR3B	2	С	RUM0_PLLC_FB_A	PR3B	2	С	RUM0_PLLC_FB_A	
147	PR3A	2	Т	RUM0_PLLT_FB_A	PR3A	2	Т	RUM0_PLLT_FB_A	
148	PR2B	2	C <sup>3</sup>	-	PR2B	2	C <sup>3</sup>	-	
149	VCCIO2	2	-	-	VCCIO2	2	-	-	
150	PR2A	2	T <sup>3</sup>	-	PR2A	2	T <sup>3</sup>	-	
151	VCC	-	-	-	VCC	-	-	-	
152	VCCAUX	-	-	-	VCCAUX	-	-	-	
153	TDO	-	-	-	TDO	-	-	-	
154	VCCJ	-	-	-	VCCJ	-	-	-	
155	TDI	-	-	-	TDI	-	-	-	
156	TMS	-	-	-	TMS	-	-	-	
157	TCK	-	-	-	TCK	-	-	-	
158	VCC	-	-	-	VCC	-	-	-	
159	PT25A	1	-	VREF1_1	PT28A	1	-	VREF1_1	
160	PT24B	1	С	-	PT27B	1	С	-	
161	PT24A	1	Т	-	PT27A	1	Т	-	
162	PT23A	1	-	D0	PT26A	1	-	D0	
163	GNDIO1	1	-	-	GNDIO1	1	-	-	
164	PT22B	1	С	D1	PT25B	1	С	D1	
165	PT22A	1	Т	VREF2_1	PT25A	1	Т	VREF2_1	
166	PT21A	1	-	D2	PT24A	1	-	D2	
167	VCCIO1	1	-	-	VCCIO1	1	-	-	
168	PT20B	1	С	D3	PT23B	1	С	D3	
169	PT20A	1	Т	-	PT23A	1	Т	-	
170	PT19B	1	С	-	PT22B	1	С	-	
171	PT19A	1	Т	DQS	PT22A	1	Т	DQS	
172	GNDIO1	1	-	-	GNDIO1	1	-	=	
173	PT18B	1	-	-	PT21B	1	-	-	
174	PT17A	1	-	D4	PT20A	1	-	D4	
175	PT16B	1	С	-	PT19B	1	С	-	
176	PT16A	1	Т	D5	PT19A	1	Т	D5	
177	VCCIO1	1	-	-	VCCIO1	1	-	-	
178	PT15B	1	С	D6	PT18B	1	С	D6	
179	PT15A	1	Т	-	PT18A	1	Т	-	
180	PT14B	1	-	D7	PT17B	1	-	D7	
181	GND	-	-	-	GND	-	-	-	
182	VCC	-	-	-	VCC	-	-	-	
183	PT13B	0	С	BUSY	PT16B	0	С	BUSY	
184	GNDIO0	0	-	-	GNDIO0	0	-	-	

. =			LFXP15		LFXP20			
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
C2	PROGRAMN	7	•	-	PROGRAMN	7	-	-
C1	CCLK	7	-	-	CCLK	7	-	-
-	GNDIO7	7	-	-	GNDIO7	7	-	-
-	GNDIO7	7	•	-	GNDIO7	7	-	-
D2	PL7A	7	T	LUM0_PLLT_FB_A	PL7A	7	Т	LUM0_PLLT_FB_A
D3	PL7B	7	O	LUM0_PLLC_FB_A	PL7B	7	О	LUM0_PLLC_FB_A
D1	PL9A	7	-	-	PL9A	7	-	-
E2	PL10B	7	-	VREF1_7	PL10B	7	-	VREF1_7
E1	PL11A	7	T <sup>3</sup>	DQS	PL11A	7	T <sup>3</sup>	DQS
F1	PL11B	7	C <sup>3</sup>	-	PL11B	7	C <sup>3</sup>	-
-	GNDIO7	7	-	-	GNDIO7	7	-	-
E3	PL12A	7	T	-	PL12A	7	T	-
F4	PL12B	7	С	-	PL12B	7	С	-
F3	PL13A	7	$T^3$	-	PL13A	7	T <sup>3</sup>	-
F2	PL13B	7	C <sup>3</sup>	-	PL13B	7	C <sup>3</sup>	-
G1	PL15B	7	-	-	PL15B	7	-	-
-	GNDIO7	7	-	-	GNDIO7	7	-	-
G3	PL16A	7	Т	LUM0_PLLT_IN_A	PL16A	7	Т	LUM0_PLLT_IN_A
G2	PL16B	7	С	LUM0_PLLC_IN_A	PL16B	7	С	LUM0_PLLC_IN_A
H1	PL17A	7	T <sup>3</sup>	-	PL17A	7	T <sup>3</sup>	-
H2	PL17B	7	C <sup>3</sup>	-	PL17B	7	C <sup>3</sup>	-
G4	PL18A	7	-	VREF2_7	PL18A	7	-	VREF2_7
G5	PL19B	7	-	-	PL19B	7	-	-
J1	PL20A	7	<b>T</b> <sup>3</sup>	DQS	PL20A	7	T <sup>3</sup>	DQS
-	GNDIO7	7	-	-	GNDIO7	7	-	-
J2	PL20B	7	C <sup>3</sup>	-	PL20B	7	C <sup>3</sup>	-
НЗ	PL22A	7	<b>T</b> <sup>3</sup>	-	PL22A	7	T <sup>3</sup>	-
J3	PL22B	7	C <sup>3</sup>	-	PL22B	7	C <sup>3</sup>	-
H4	VCCP0	-	-	-	VCCP0	-	-	-
H5	GNDP0	-	-	-	GNDP0	-	-	-
K1	PL24A	6	Т	PCLKT6_0	PL28A	6	Т	PCLKT6_0
-	GNDIO6	6	-	-	GNDIO6	6	-	-
K2	PL24B	6	С	PCLKC6_0	PL28B	6	С	PCLKC6_0
J4	PL26A	6	-	-	PL30A	6	-	-
J5	PL27B	6	-	VREF1_6	PL31B	6	-	VREF1_6
L1	PL28A	6	T <sup>3</sup>	DQS	PL32A	6	T <sup>3</sup>	DQS
L2	PL28B	6	C <sup>3</sup>	-	PL32B	6	C <sub>3</sub>	-
-	GNDIO6	6	-	-	GNDIO6	6	-	-
M1	PL29A	6	Т	LLM0_PLLT_IN_A	PL33A	6	Т	LLM0_PLLT_IN_A
M2	PL29B	6	С	LLM0_PLLC_IN_A	PL33B	6	С	LLM0_PLLC_IN_A
K3	PL30A	6	T <sup>3</sup>		PL34A	6	T <sup>3</sup>	<u> </u>
L3	PL30B	6	C <sup>3</sup>	-	PL34B	6	C <sup>3</sup>	-

	LFXP15						LFXP20				
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function			
T7	PB23B	5	С	-	PB27B	5	С	-			
-	GNDIO5	5	-	-	GNDIO5	5	-	-			
P8	PB24A	5	T	-	PB28A	5	Т	-			
T8	PB24B	5	С	-	PB28B	5	С	-			
R8	PB25A	5	T	-	PB29A	5	Т	-			
T9	PB25B	5	С	-	PB29B	5	С	-			
R9	PB26A	4	Т	-	PB30A	4	Т	-			
P9	PB26B	4	С	-	PB30B	4	С	-			
T10	PB27A	4	T	PCLKT4_0	PB31A	4	Т	PCLKT4_0			
T11	PB27B	4	С	PCLKC4_0	PB31B	4	С	PCLKC4_0			
-	GNDIO4	4	-	-	GNDIO4	4	-	-			
R10	PB28A	4	Т	-	PB32A	4	Т	-			
P10	PB28B	4	С	-	PB32B	4	С	-			
N9	PB29A	4	-	-	PB33A	4	-	-			
M9	PB30B	4	-	-	PB34B	4	-	-			
R12	PB31A	4	Т	DQS	PB35A	4	Т	DQS			
T12	PB31B	4	С	VREF1_4	PB35B	4	С	VREF1_4			
P13	PB32A	4	Т	-	PB36A	4	Т	-			
R13	PB32B	4	С	-	PB36B	4	С	-			
M11	PB33A	4	Т	-	PB37A	4	Т	-			
-	GNDIO4	4	-	-	GNDIO4	4	-	-			
N11	PB33B	4	С	-	PB37B	4	С	-			
N10	PB34A	4	Т	-	PB38A	4	Т	-			
M10	PB34B	4	С	-	PB38B	4	С	-			
T13	PB35A	4	Т	-	PB39A	4	Т	-			
P14	PB35B	4	С	-	PB39B	4	С	-			
R11	PB36A	4	Т	VREF2_4	PB40A	4	Т	VREF2_4			
P12	PB36B	4	С	-	PB40B	4	С	-			
T14	PB37A	4	-	-	PB41A	4	-	-			
R14	PB38B	4	-	-	PB42B	4	-	-			
-	GNDIO4	4	-	-	GNDIO4	4	-	-			
P11	PB39A	4	Т	DQS	PB43A	4	Т	DQS			
N12	PB39B	4	С	-	PB43B	4	С	-			
T15	PB40A	4	Т	-	PB44A	4	Т	-			
R15	PB40B	4	С	-	PB44B	4	С	-			
-	GNDIO4	4	-	-	GNDIO4	4	-	-			
-	GNDIO4	4	-	-	GNDIO4	4	-	-			
-	GNDIO4	4	-	-	GNDIO4	4	-	-			
-	GNDIO3	3	-	-	GNDIO3	3	-	-			
-	GNDIO3	3	-	-	GNDIO3	3	-	-			
P15	PR38B	3	С	RLM0_PLLC_FB_A	PR42B	3	С	RLM0_PLLC_FB_A			
N15	PR38A	3	Т	RLM0_PLLT_FB_A	PR42A	3	Т	RLM0_PLLT_FB_A			

Ball Number   Function   Bank   Differential   Function   Function   Function   Bank   Differential   Function   Function   A9   PT27A   1   T   -   PT31A   1   T   -   PT30B   1   C   D7   PT30B   1   C   D7   PT30B   1   C   D7   PT30B   1   T   -   PT30B   1   T   T   PT30B   1   T   PT30B   1				LFXP15		LFXP20			
C9         PT26B         1         C         D7         PT30B         1         C         D7           C8         PT26A         1         T         -         PT30A         1         T         -           E9         PT25B         0         C         BUSY         PT29B         0         C         BUSY           -         GNDIOO         0         -         -         GNDIOO         0         -         -           -         GNDIOO         0         -         -         GNDIOO         0         -         -           B8         PT25A         0         T         CS1N         PT29B         0         T         CS1N           A8         PT24B         0         C         PCLKC0_0         PT28B         0         T         CS1N           A8         PT24B         0         T         PCLKC0_0         PT28B         0         T         PCLKC0_0           A7         PT24A         0         T         PCLKC0_0         PT28A         0         T         PCLKC0_0           A7         PT23A         0         T         DQS         PT27A         0         T         DQS </th <th></th> <th></th> <th>Bank</th> <th>Differential</th> <th></th> <th></th> <th>Bank</th> <th>Differential</th> <th></th>			Bank	Differential			Bank	Differential	
C8         PT26A         1         T         -         PT30A         1         T         -           E9         PT25B         0         C         BUSY         PT29B         0         C         BUSY           -         GNDIOO         0         -         -         GNDIOO         0         -         -           B8         PT25A         0         T         CS1N         PT29A         0         T         CS1N           A8         PT24B         0         C         PCLKC0_0         PT28B         0         C         PCLKC0_0           A7         PT24A         0         T         PCLKT0_0         PT28A         0         T         PCLKT0_0           B7         PT23B         0         C         -         PT27B         0         C         -         C         -           C7         PT23A         0         T         DQS         PT27A         0         T         DQS         E8         PT22B         0         -         -         -         DQS         -         -         DQS         -         -         DQUT         DQS         -         -         DQUT         -         -	A9	PT27A	1	Т	-	PT31A	1	Т	-
E9         PT25B         0         C         BUSY         PT29B         0         C         BUSY           -         GNDIOO         0         -         -         GNDIOO         0         -         -           B8         PT25A         0         T         CS1N         PT29A         0         T         CS1N           A8         PT24B         0         C         PCLKC0_0         PT28B         0         C         PCLKC0_0           A7         PT24A         0         T         PCLKT0_0         PT28B         0         C         PCLKC0_0           B7         PT23B         0         C         -         PT27B         0         T         PCLKT0_0           B7         PT23B         0         C         -         PT27B         0         C         -         C         -         C         -         C         -         C         -         C         -         C         -         C         -         -         DC         -         -         DOUT         PT26B         0         -         -         -         DOUT         PT26B         0         -         -         DOUT         PT26B	C9	PT26B	1	С	D7	PT30B	1	С	D7
-         GNDIOO         0         -         -         GNDIOO         0         -         -           B8         PT25A         0         T         CS1N         PT29A         0         T         CS1N           A8         PT24B         0         C         PCLKC0_0         PT28B         0         C         PCLKC0_0           A7         PT24A         0         T         PCLKT0_0         PT28A         0         T         PCLKT0_0           B7         PT23B         0         C         -         PT27B         0         C         -           C7         PT23A         0         T         DQS         PT27A         0         T         DQS           E8         PT22B         0         -         -         PT26B         0         -         -         DQS           E8         PT22B         0         -         -         DOUT         PT25A         0         -         DOUT           A6         PT20B         0         C         -         PT24B         0         C         -           -         GNDIOO         0         -         -         GNDIOO         0         - </td <td>C8</td> <td>PT26A</td> <td>1</td> <td>Т</td> <td>-</td> <td>PT30A</td> <td>1</td> <td>Т</td> <td>-</td>	C8	PT26A	1	Т	-	PT30A	1	Т	-
B8         PT25A         0         T         CS1N         PT29A         0         T         CS1N           A8         PT24B         0         C         PCLKC0_0         PT28B         0         C         PCLKC0_0           A7         PT24A         0         T         PCLKT0_0         PT28A         0         T         PCLKT0_0           B7         PT23B         0         C         -         PT27B         0         C         -           C7         PT23A         0         T         DQS         PT27A         0         T         DQS           E8         PT22B         0         -         -         PT26B         0         -         -         DQS           E8         PT22B         0         -         -         PT26B         0         -         -         DQS         -         -         -         DQS         -         -         -         DQS         -         -         -         DQS         -         -         DQS         -         -         -<	E9	PT25B	0	С	BUSY	PT29B	0	С	BUSY
A8         PT24B         0         C         PCLKC0_0         PT28B         0         C         PCLKC0_0           A7         PT24A         0         T         PCLKT0_0         PT28A         0         T         PCLKT0_0           B7         PT23B         0         C         -         PT27B         0         T         PCLKT0_0           C7         PT23B         0         C         -         PT27B         0         C         -           C7         PT23A         0         T         DQS         PT27A         0         T         DQS           E8         PT22B         0         -         -         PT26B         0         -         -         DOUT         -         -         -         DOUT         -         -         -         DOUT         -         -         -         -         DOUT	-	GNDIO0	0	-	-	GNDIO0	0	-	-
A7         PT24A         0         T         PCLKTO_0         PT28A         0         T         PCLKTO_0           B7         PT23B         0         C         -         PT27B         0         C         -           C7         PT23A         0         T         DQS         PT27A         0         T         DQS           E8         PT22B         0         -         -         PT26B         0         -         -         -         DOUT         PT25A         0         -         DOUT         -         -         DOUT         A         -         DOUT         PT25A         0         -         DOUT         -         -         DOUT         A         -         DOUT         -         -         -         DOUT         -         -         -         DOUT         -         -         -         -         -         -         -         -	B8	PT25A	0	Т	CS1N	PT29A	0	Т	CS1N
B7         PT23B         0         C         -         PT27B         0         C         -           C7         PT23A         0         T         DQS         PT27A         0         T         DQS           E8         PT22B         0         -         -         PT26B         0         -         -         -           D8         PT21A         0         -         DOUT         PT25A         0         -         DOUT         -         -         DOUT         -         -         -         -         DOUT         -         -         -         -         -         DOUT         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -	A8	PT24B	0	С	PCLKC0_0	PT28B	0	С	PCLKC0_0
C7         PT23A         0         T         DQS         PT27A         0         T         DQS           E8         PT22B         0         -         -         -         PT26B         0         -         -         -           D8         PT21A         0         -         DOUT         PT25A         0         -         DOUT         -         -         -         DOUT         -         -         -         DOUT         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         <	A7	PT24A	0	Т	PCLKT0_0	PT28A	0	Т	PCLKT0_0
E8         PT22B         0         -         -         PT26B         0         -         -         -         DOUT         PT25A         0         -         DOUT         A6         PT20B         0         C         -         DOUT         PT25A         0         -         DOUT         DOUT         A6         PT20B         0         C         -         PT24B         0         C         -         C         -         C         -         A6         PT20B         0         C         -         -         BNDIOO         0         -	B7	PT23B	0	С	-	PT27B	0	С	-
D8         PT21A         0         -         DOUT         PT25A         0         -         DOUT           A6         PT20B         0         C         -         PT24B         0         C         -           -         GNDIO0         0         -         -         GNDIO0         0         -         -           C6         PT20A         0         T         WRITEN         PT24A         0         T         WRITEN           E7         PT19B         0         C         -         PT23B         0         C         -           D7         PT19A         0         T         VREF1_0         PT23A         0         T         VREF1_0           A5         PT18B         0         C         -         PT22B         0         C         -           B5         PT18A         0         T         DI         PT22A         0         T         DI           A4         PT17B         0         C         -         PT21B         0         C         -           B6         PT16B         0         C         -         PT20B         0         C         -           D6	C7	PT23A	0	Т	DQS	PT27A	0	Т	DQS
A6         PT20B         0         C         -         PT24B         0         C         -           -         GNDIO0         0         -	E8	PT22B	0	-	-	PT26B	0	-	-
- GNDIOO 0 GNDIOO 0	D8	PT21A	0	-	DOUT	PT25A	0	-	DOUT
C6         PT20A         0         T         WRITEN         PT24A         0         T         WRITEN           E7         PT19B         0         C         -         PT23B         0         C         -           D7         PT19A         0         T         VREF1_0         PT23A         0         T         VREF1_0           A5         PT18B         0         C         -         PT22B         0         C         -           B5         PT18A         0         T         DI         PT22A         0         T         DI           A4         PT17B         0         C         -         PT21B         0         C         -           B6         PT17A         0         T         CSN         PT21A         0         T         CSN           E6         PT16B         0         C         -         PT20B         0         C         -           D5         PT15B         0         C         VREF2_0         PT19B         0         C         VREF2_0           A3         PT15A         0         T         DQS         PT19A         0         T         DQS	A6	PT20B	0	С	-	PT24B	0	С	-
E7         PT19B         0         C         -         PT23B         0         C         -           D7         PT19A         0         T         VREF1_0         PT23A         0         T         VREF1_0           A5         PT18B         0         C         -         PT22B         0         C         -           B5         PT18A         0         T         DI         PT22A         0         T         DI           A4         PT17B         0         C         -         PT21B         0         C         -           B6         PT17A         0         T         CSN         PT21A         0         T         CSN           E6         PT16B         0         C         -         PT20B         0         C         -           D6         PT16A         0         T         -         PT20A         0         T         -           D5         PT15B         0         C         VREF2_0         PT19B         0         C         VREF2_0           A3         PT14B         0         -         -         PT18B         0         -         -	-	GNDIO0	0	-	-	GNDIO0	0	-	-
D7         PT19A         0         T         VREF1_0         PT23A         0         T         VREF1_0           A5         PT18B         0         C         -         PT22B         0         C         -           B5         PT18A         0         T         DI         PT22A         0         T         DI           A4         PT17B         0         C         -         PT21B         0         C         -           B6         PT17A         0         T         CSN         PT21A         0         T         CSN           E6         PT16B         0         C         -         PT20B         0         C         -           D6         PT16A         0         T         -         PT20A         0         T         -           D5         PT15B         0         C         VREF2_0         PT19B         0         C         VREF2_0           A3         PT14B         0         -         -         PT18B         0         -         -	C6	PT20A	0	Т	WRITEN	PT24A	0	Т	WRITEN
A5         PT18B         0         C         -         PT22B         0         C         -           B5         PT18A         0         T         DI         PT22A         0         T         DI           A4         PT17B         0         C         -         PT21B         0         C         -           B6         PT17A         0         T         CSN         PT21A         0         T         CSN           E6         PT16B         0         C         -         PT20B         0         C         -           D6         PT16A         0         T         -         PT20A         0         T         -           D5         PT15B         0         C         VREF2_0         PT19B         0         C         VREF2_0           A3         PT15A         0         T         DQS         PT19A         0         T         DQS           B3         PT14B         0         -         -         PT18B         0         -         -	E7	PT19B	0	С	-	PT23B	0	С	-
B5         PT18A         0         T         DI         PT22A         0         T         DI           A4         PT17B         0         C         -         PT21B         0         C         -           B6         PT17A         0         T         CSN         PT21A         0         T         CSN           E6         PT16B         0         C         -         PT20B         0         C         -           D6         PT16A         0         T         -         PT20A         0         T         -           D5         PT15B         0         C         VREF2_0         PT19B         0         C         VREF2_0           A3         PT15A         0         T         DQS         PT19A         0         T         DQS           B3         PT14B         0         -         -         PT18B         0         -         -	D7	PT19A	0	Т	VREF1_0	PT23A	0	Т	VREF1_0
A4       PT17B       0       C       -       PT21B       0       C       -         B6       PT17A       0       T       CSN       PT21A       0       T       CSN         E6       PT16B       0       C       -       PT20B       0       C       -         D6       PT16A       0       T       -       PT20A       0       T       -         D5       PT15B       0       C       VREF2_0       PT19B       0       C       VREF2_0         A3       PT15A       0       T       DQS       PT19A       0       T       DQS         B3       PT14B       0       -       -       PT18B       0       -       -	A5	PT18B	0	С	-	PT22B	0	С	-
B6         PT17A         0         T         CSN         PT21A         0         T         CSN           E6         PT16B         0         C         -         PT20B         0         C         -           D6         PT16A         0         T         -         PT20A         0         T         -           D5         PT15B         0         C         VREF2_0         PT19B         0         C         VREF2_0           A3         PT15A         0         T         DQS         PT19A         0         T         DQS           B3         PT14B         0         -         -         PT18B         0         -         -	B5	PT18A	0	Т	DI	PT22A	0	Т	DI
E6         PT16B         0         C         -         PT20B         0         C         -           D6         PT16A         0         T         -         PT20A         0         T         -           D5         PT15B         0         C         VREF2_0         PT19B         0         C         VREF2_0           A3         PT15A         0         T         DQS         PT19A         0         T         DQS           B3         PT14B         0         -         -         -         -         -         -	A4	PT17B	0	С	-	PT21B	0	С	-
D6         PT16A         0         T         -         PT20A         0         T         -           D5         PT15B         0         C         VREF2_0         PT19B         0         C         VREF2_0           A3         PT15A         0         T         DQS         PT19A         0         T         DQS           B3         PT14B         0         -         -         PT18B         0         -         -	B6	PT17A	0	Т	CSN	PT21A	0	Т	CSN
D5         PT15B         0         C         VREF2_0         PT19B         0         C         VREF2_0           A3         PT15A         0         T         DQS         PT19A         0         T         DQS           B3         PT14B         0         -         -         PT18B         0         -         -	E6	PT16B	0	С	-	PT20B	0	С	-
A3         PT15A         0         T         DQS         PT19A         0         T         DQS           B3         PT14B         0         -         -         PT18B         0         -         -	D6	PT16A	0	Т	-	PT20A	0	Т	-
B3 PT14B 0 PT18B 0	D5	PT15B	0	С	VREF2_0	PT19B	0	С	VREF2_0
	A3	PT15A	0	Т	DQS	PT19A	0	Т	DQS
B2 PT13A 0 - PT17A 0	В3	PT14B	0	-	-	PT18B	0	-	-
, • • • • • • • • • • • • • • • • • • •	B2	PT13A	0	-	-	PT17A	0	-	-
- GNDIO0 0 GNDIO0 0	-	GNDIO0	0	-	-	GNDIO0	0	-	-
A2 PT12B 0 C - PT16B 0 C -	A2	PT12B	0	С	-	PT16B	0	С	-
B1 PT12A 0 T - PT16A 0 T -	B1	PT12A	0	Т	-	PT16A	0	Т	-
F5 PT11B 0 C - PT15B 0 C -	F5	PT11B	0	С	-	PT15B	0	С	-
C5 PT11A 0 T - PT15A 0 T -	C5	PT11A	0	Т	-	PT15A	0	Т	-
- GNDIO0 0 GNDIO0 0	-	GNDIO0	0	-	-	GNDIO0	0	-	-
- GNDIO0 0 GNDIO0 0	-	GNDIO0	0	-	-	GNDIO0	0	-	-
- GNDIO0 0 GNDIO0 0	-	GNDIO0	0	-	-	GNDIO0	0	-	-
C4 CFG0 0 CFG0 0	C4	CFG0	0	-	-	CFG0	0	-	-
B4 CFG1 0 CFG1 0	B4	CFG1	0	-	-	CFG1	0	-	-
C3 DONE 0 DONE 0	C3	DONE	0	-	-	DONE	0	-	-
A1 GND GND	A1	GND	-	-	-	GND	-	-	-
A16 GND GND	A16	GND	-	-	-	GND	-	-	-
F11 GND GND	F11	GND	-	-	-	GND	-	-	-
F6 GND GND	F6	GND	-	-	-	GND	-	-	-

			LFXP15	LFXP20				
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
G10	GND	-	-	-	GND	-	-	-
G7	GND	-	-	-	GND	-	-	-
G8	GND	-	-	-	GND	-	-	-
G9	GND	-	-	-	GND	-	-	-
H10	GND	-	-	-	GND	-	-	-
H7	GND	-	-	-	GND	-	-	-
H8	GND	-	-	-	GND	-	-	-
H9	GND	-	-	-	GND	-	-	-
J10	GND	-	-	-	GND	-	-	-
J7	GND	-	-	-	GND	-	-	-
J8	GND	-	-	-	GND	-	-	-
J9	GND	-	-	-	GND	-	-	-
K10	GND	-	-	-	GND	-	-	-
K7	GND	-	-	-	GND	-	-	-
K8	GND	-	-	-	GND	-	-	-
K9	GND	-	-	-	GND	-	-	-
L11	GND	-	-	-	GND	-	-	-
L6	GND	-	-	-	GND	-	-	-
T1	GND	-	-	-	GND	-	-	-
T16	GND	-	-	-	GND	-	-	-
D13	VCC	-	-	-	VCC	-	-	-
D4	VCC	-	-	-	VCC	-	-	-
E12	VCC	-	-	-	VCC	-	-	-
E5	VCC	-	-	-	VCC	-	-	-
M12	VCC	-	-	-	VCC	-	-	-
M5	VCC	-	-	-	VCC	-	-	-
N13	VCC	-	-	-	VCC	-	-	-
N4	VCC	-	-	-	VCC	-	-	-
E13	VCCAUX	-	-	-	VCCAUX	-	-	-
E4	VCCAUX	-	-	-	VCCAUX	-	-	-
M13	VCCAUX	-	-	-	VCCAUX	-	-	-
M4	VCCAUX	-	-	-	VCCAUX	-	-	-
F7	VCCIO0	0	-	-	VCCIO0	0	-	-
F8	VCCIO0	0	-	-	VCCIO0	0	-	-
F10	VCCIO1	1	-	-	VCCIO1	1	-	-
F9	VCCIO1	1	-	-	VCCIO1	1	-	-
G11	VCCIO2	2	-	-	VCCIO2	2	-	-
H11	VCCIO2	2	-	-	VCCIO2	2	-	-
J11	VCCIO3	3	-	-	VCCIO3	3	-	-
K11	VCCIO3	3	-	-	VCCIO3	3	-	-
L10	VCCIO4	4	-	-	VCCIO4	4	-	-
L9	VCCIO4	4	-	-	VCCIO4	4	-	-

			LFXP15		LFXP20			
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
L7	VCCIO5	5	-	-	VCCIO5	5	-	-
L8	VCCIO5	5	-	-	VCCIO5	5	-	-
J6	VCCIO6	6	-	-	VCCIO6	6	-	-
K6	VCCIO6	6	-	-	VCCIO6	6	-	-
G6	VCCIO7	7	-	-	VCCIO7	7	-	-
H6	VCCIO7	7	-	-	VCCIO7	7	-	-

Applies to LFXP "C" only.
 Applies to LFXP "E" only.

<sup>3.</sup> Supports dedicated LVDS outputs.

# LFXP10, LFXP15 & LFXP20 Logic Signal Connections: 388 fpBGA (Cont.)

		)	LFXP15				LFXP20					
Ball Number	Ball Function	Bank	Diff.	Dual Function	Ball Function	Bank	Diff.	Dual Function	Ball Function	Bank	Diff.	Dual Function
U1	PL25A	6	Т	LLM0_PLLT_IN_A	PL29A	6	Т	LLM0_PLLT_IN_A	PL33A	6	Т	LLM0_PLLT_IN_A
T2	PL25B	6	С	LLM0_PLLC_IN_A	PL29B	6	С	LLM0_PLLC_IN_A	PL33B	6	С	LLM0_PLLC_IN_A
V1	PL26A	6	T³	-	PL30A	6	T <sup>3</sup>	-	PL34A	6	T <sup>3</sup>	-
U2	PL26B	6	C <sup>3</sup>	-	PL30B	6	C <sup>3</sup>	-	PL34B	6	C <sup>3</sup>	-
W1	PL28A	6	T <sup>3</sup>	-	PL32A	6	T³	-	PL36A	6	T <sup>3</sup>	-
V2	PL28B	6	C <sup>3</sup>	-	PL32B	6	C <sup>3</sup>	=	PL36B	6	C <sup>3</sup>	-
-	GNDIO6	6	1	-	GNDIO6	-	-	-	GNDIO6	6	1	-
P3	PL29A	6	Т	-	PL33A	6	Т	=	PL37A	6	Т	-
P4	PL29B	6	С	-	PL33B	6	С	=	PL37B	6	С	=
Y1	PL30A	6	T <sup>3</sup>	-	PL34A	6	T <sup>3</sup>	=	PL38A	6	T <sup>3</sup>	=
W2	PL30B	6	C <sup>3</sup>	-	PL34B	6	C <sup>3</sup>	=	PL38B	6	C <sup>3</sup>	=
R3	PL31A	6	-	VREF2_6	PL35A	6	-	VREF2_6	PL39A	6	-	VREF2_6
R4	PL32B	6	-	-	PL36B	6	-	-	PL40B	6	-	-
Т3	PL33A	6	Т³	DQS	PL37A	6	T³	DQS	PL41A	6	T³	DQS
T4	PL33B	6	C <sup>3</sup>	-	PL37B	6	C <sup>3</sup>	-	PL41B	6	C <sup>3</sup>	-
-	GNDIO6	6	-	-	GNDIO6	6	-	-	GNDIO6	6	-	-
V4	PL34A	6	Т	LLM0_PLLT_FB_A	PL38A	6	Т	LLM0_PLLT_FB_A	PL42A	6	Т	LLM0_PLLT_FB_A
V3	PL34B	6	С	LLM0_PLLC_FB_A	PL38B	6	С	LLM0_PLLC_FB_A	PL42B	6	С	LLM0_PLLC_FB_A
U4	PL35A	6	T <sup>3</sup>	-	PL39A	6	T <sup>3</sup>	-	PL43A	6	T <sup>3</sup>	-
U3	PL35B	6	C <sup>3</sup>	-	PL39B	6	C <sup>3</sup>	-	PL43B	6	C <sup>3</sup>	-
-	GNDIO6	6	-	-	GNDIO6	6	-	-	GNDIO6	6	-	-
W5	SLEEPN <sup>1</sup> / TOE <sup>2</sup>	_	-	-	SLEEPN¹/ TOE²	-	-	-	SLEEPN¹/ TOE²	-	-	-
Y2	INITN	5	_	-	INITN	5	_	-	INITN	5	-	-
	GNDIO5	5	-	-	GNDIO5	5	_	-	GNDIO5	5	_	-
	GNDIO5	5	_	-	GNDIO5	5	_	-	GNDIO5	5	_	-
Y3	-	-	-	-	PB3B	5	_	-	PB7B	5	_	-
W3		_	_	_	PB4A	5	Т	_	PB8A	5	Т	_
W4		_	_	_	PB4B	5	C	_	PB8B	5	C	_
AA2		_	_	_	PB5A	5	-	_	PB9A	5	-	_
AA1	_	_	-	_	PB6B	5	_	_	PB10B	5	_	_
W6	PB2A	5	-	-	PB7A	5	Т	DQS	PB11A	5	Т	DQS
W7	1 02/	-		-	PB7B	5	С	-	PB11B	5	С	-
Y4	PB3A	5	Т	-	PB8A	5	T	-	PB12A	5	T	-
-	GNDIO5	5		_	GNDIO5	5	<u>'</u>		GNDIO5	5		-
Y5	PB3B	5	С	-	PB8B	5	С		PB12B	5	С	-
AB2	PB4A	5	T	_	PB9A	5	Т	_	PB13A	5	T	-
AA3	PB4B	5	С	-	PB9B	5	С	-	PB13B	5	С	-
AB3	PB5A	5	T	-	PB10A	5	T	-	PB14A	5	T	-
	PB5B	5	С	-		5	С		PB14B	5	С	
AA4					PB10B	1		-				-
W8	PB6A	5	T	-	PB11A	5	T	-	PB15A	5	T	-
W9	PB6B	5	С	-	PB11B	5	С	-	PB15B	5	С	-
AB4	PB7A	5	Т	VREF1_5	PB12A	5	Т	VREF1_5	PB16A	5	Т	VREF1_5
-	GNDIO5	5	-	-	GNDIO5	5	-	-	GNDIO5	5	-	-
AA5	PB7B	5	С	-	PB12B	5	С	-	PB16B	5	С	-
AB5	PB8A	5	-	-	PB13A	5	-	-	PB17A	5	-	-
Y6	PB9B	5	-	-	PB14B	5	-	-	PB18B	5	-	-
AA6	PB10A	5	T	DQS	PB15A	5	T	DQS	PB19A	5	T	DQS
AB6 Y9	PB10B	5 5	C T	-	PB15B	5 5	C T	-	PB19B	5 5	C T	-
19	PB11A	Э	1	-	PB16A	5	ı	-	PB20A	၁	ı	-

			LFXP15		LFXP20					
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function		
AB19	PB37A	4	-	-	PB41A	4	-	-		
AB20	PB38B	4	-	-	PB42B	4	-	-		
-	GNDIO4	4	-	-	GNDIO4	4	-	-		
V15	PB39A	4	Т	DQS	PB43A	4	T	DQS		
U15	PB39B	4	С	-	PB43B	4	С	-		
Y15	PB40A	4	Т	-	PB44A	4	T	-		
W15	PB40B	4	С	-	PB44B	4	С	-		
AA16	PB41A	4	Т	-	PB45A	4	T	-		
AA17	PB41B	4	С	-	PB45B	4	С	-		
AA18	PB42A	4	Т	-	PB46A	4	T	-		
AA19	PB42B	4	С	-	PB46B	4	С	-		
Y16	PB43A	4	Т	-	PB47A	4	Т	-		
W16	PB43B	4	С	-	PB47B	4	С	-		
-	GNDIO4	4	-	-	GNDIO4	4	-	-		
AA20	PB44A	4	Т	-	PB48A	4	Т	-		
AA21	PB44B	4	С	-	PB48B	4	С	-		
Y17	PB45A	4	-	-	PB49A	4	-	-		
Y18	PB46B	4	-	-	PB50B	4	-	-		
Y19	PB47A	4	Т	DQS	PB51A	4	Т	DQS		
Y20	PB47B	4	С	-	PB51B	4	С	-		
V16	PB48A	4	Т	-	PB52A	4	Т	-		
U16	PB48B	4	С	-	PB52B	4	С	-		
-	GNDIO4	4	-	-	GNDIO4	4	-	-		
U18	-	-	-	-	PB53A	4	Т	-		
V18	-	-	-	-	PB53B	4	С	-		
W19	-	-	-	-	PB54A	4	Т	-		
W18	-	-	-	-	PB54B	4	С	-		
U17	-	-	-	-	PB55A	4	Т	-		
V17	-	-	-	-	PB55B	4	С	-		
-	GNDIO4	4	-	-	GNDIO4	4	-	-		
W17	-	-	-	-	PB56A	4	-	-		
-	GNDIO3	3	-	-	GNDIO3	3	-	-		
V19	PR43A	3	-	-	PR47A	3	-	-		
U20	PR42B	3	C <sup>3</sup>	-	PR46B	3	C <sup>3</sup>	-		
U19	PR42A	3	T <sup>3</sup>	-	PR46A	3	T <sup>3</sup>	-		
V20	PR41B	3	С	-	PR45B	3	С	-		
W20	PR41A	3	Т	-	PR45A	3	Т	-		
T17	PR40B	3	C <sup>3</sup>	-	PR44B	3	C <sup>3</sup>	-		
T18	PR40A	3	T <sup>3</sup>	-	PR44A	3	T <sup>3</sup>	-		
T19	PR39B	3	C <sup>3</sup>	-	PR43B	3	C <sup>3</sup>	-		
T20	PR39A	3	T <sup>3</sup>	-	PR43A	3	T <sup>3</sup>	-		
-	GNDIO3	3	-	-	GNDIO3	3	-	-		

### Commercial (Cont.)

Part Number	I/Os	Voltage	Grade	Package	Pins	Temp.	LUTs
LFXP20E-3F484C	340	1.2V	-3	fpBGA	484	COM	19.7K
LFXP20E-4F484C	340	1.2V	-4	fpBGA	484	COM	19.7K
LFXP20E-5F484C	340	1.2V	-5	fpBGA	484	COM	19.7K
LFXP20E-3F388C	268	1.2V	-3	fpBGA	388	COM	19.7K
LFXP20E-4F388C	268	1.2V	-4	fpBGA	388	COM	19.7K
LFXP20E-5F388C	268	1.2V	-5	fpBGA	388	COM	19.7K
LFXP20E-3F256C	188	1.2V	-3	fpBGA	256	COM	19.7K
LFXP20E-4F256C	188	1.2V	-4	fpBGA	256	COM	19.7K
LFXP20E-5F256C	188	1.2V	-5	fpBGA	256	COM	19.7K

#### Industrial

Part Number	I/Os	Voltage	Grade	Package	Pins	Temp.	LUTs
LFXP3C-3Q208I	136	1.8/2.5/3.3V	-3	PQFP	208	IND	3.1K
LFXP3C-4Q208I	136	1.8/2.5/3.3V	-4	PQFP	208	IND	3.1K
LFXP3C-3T144I	100	1.8/2.5/3.3V	-3	TQFP	144	IND	3.1K
LFXP3C-4T144I	100	1.8/2.5/3.3V	-4	TQFP	144	IND	3.1K
LFXP3C-3T100I	62	1.8/2.5/3.3V	-3	TQFP	100	IND	3.1K
LFXP3C-4T100I	62	1.8/2.5/3.3V	-4	TQFP	100	IND	3.1K

Part Number	I/Os	Voltage	Grade	Package	Pins	Temp.	LUTs
LFXP6C-3F256I	188	1.8/2.5/3.3V	-3	fpBGA	256	IND	5.8K
LFXP6C-4F256I	188	1.8/2.5/3.3V	-4	fpBGA	256	IND	5.8K
LFXP6C-3Q208I	142	1.8/2.5/3.3V	-3	PQFP	208	IND	5.8K
LFXP6C-4Q208I	142	1.8/2.5/3.3V	-4	PQFP	208	IND	5.8K
LFXP6C-3T144I	100	1.8/2.5/3.3V	-3	TQFP	144	IND	5.8K
LFXP6C-4T144I	100	1.8/2.5/3.3V	-4	TQFP	144	IND	5.8K

Part Number	I/Os	Voltage	Grade	Package	Pins	Temp.	LUTs
LFXP10C-3F388I	244	1.8/2.5/3.3V	-3	fpBGA	388	IND	9.7K
LFXP10C-4F388I	244	1.8/2.5/3.3V	-4	fpBGA	388	IND	9.7K
LFXP10C-3F256I	188	1.8/2.5/3.3V	-3	fpBGA	256	IND	9.7K
LFXP10C-4F256I	188	1.8/2.5/3.3V	-4	fpBGA	256	IND	9.7K