

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	20000
Total RAM Bits	405504
Number of I/O	188
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	256-BGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp20e-4fn256i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Introduction

The LatticeXP family of FPGA devices combine logic gates, embedded memory and high performance I/Os in a single architecture that is both non-volatile and infinitely reconfigurable to support cost-effective system designs.

The re-programmable non-volatile technology used in the LatticeXP family is the next generation ispXP™ technology. With this technology, expensive external configuration memories are not required and designs are secured from unauthorized read-back. In addition, instant-on capability allows for easy interfacing in many applications.

The ispLEVER® design tool from Lattice allows large complex designs to be efficiently implemented using the LatticeXP family of FPGA devices. Synthesis library support for LatticeXP is available for popular logic synthesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeXP device. The ispLEVER tool extracts the timing from the routing and backannotates it into the design for timing verification.

Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeXP family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

Table 2-1. Slice Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	MO	Multipurpose Input
Input	Multi-purpose	M1	Multipurpose Input
Input	Control signal	CE	Clock Enable
Input	Control signal	LSR	Local Set/Reset
Input	Control signal	CLK	System Clock
Input	Inter-PFU signal	FCIN	Fast Carry In ¹
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register Outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 ² MUX depending on the slice
Output	Inter-PFU signal	FCO	For the right most PFU the fast carry chain output ¹

^{1.} See Figure 2-2 for connection details.

Modes of Operation

Each Slice is capable of four modes of operation: Logic, Ripple, RAM and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

Table 2-2. Slice Modes

	Logic	Ripple	RAM	ROM
PFU Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	SP 16x2	ROM 16x1 x 2
PFF Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	N/A	ROM 16x1 x 2

Logic Mode: In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other Slices.

Ripple Mode: Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- · Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- · Ripple mode multiplier building block
- · Comparator functions of A and B inputs
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B

Two additional signals: Carry Generate and Carry Propagate are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

RAM Mode: In this mode, distributed RAM can be constructed using each LUT block as a 16x1-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.

^{2.} Requires two PFUs.


The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of Slices required to implement different distributed RAM primitives. Figure 2-4 shows the distributed memory primitive block diagrams. Dual port memories involve the pairing of two Slices, one Slice functions as the read-write port. The other companion Slice supports the read-only port. For more information on RAM mode in LatticeXP devices, please see details of additional technical documentation at the end of this data sheet.

Table 2-3. Number of Slices Required for Implementing Distributed RAM

	SPR16x2	DPR16x2
Number of Slices	1	2

Note: SPR = Single Port RAM, DPR = Dual Port RAM

Figure 2-4. Distributed Memory Primitives



ROM Mode: The ROM mode uses the same principal as the RAM modes, but without the Write port. Pre-loading is accomplished through the programming interface during configuration.

PFU Modes of Operation

Slices can be combined within a PFU to form larger functions. Table 2-4 tabulates these modes and documents the functionality possible at the PFU level.

Table 2-6. sysMEM Block Configurations

Memory Mode	Configurations
Single Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18 256 x 36
True Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18
Pseudo Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18 256 x 36

Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1 and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.


Memory Cascading

Larger and deeper blocks of RAMs can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

Single, Dual and Pseudo-Dual Port Modes

Figure 2-14 shows the four basic memory configurations and their input/output names. In all the sysMEM RAM modes the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

Figure 2-17. PIC Diagram



In the LatticeXP family, seven PIOs or four (3.5) PICs are grouped together to provide two LVDS differential pairs, one PIC pair and one single I/O, as shown in Figure 2-18.

Two adjacent PIOs can be joined to provide a differential I/O pair (labeled as "T" and "C"). The PAD Labels "T" and "C" distinguish the two PIOs. Only the PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs.

One of every 14 PIOs (a group of 8 PICs) contains a delay element to facilitate the generation of DQS signals as shown in Figure 2-19. The DQS signal feeds the DQS bus which spans the set of 13 PIOs (8 PICs). The DQS signal from the bus is used to strobe the DDR data from the memory into input register blocks. This interface is designed for memories that support one DQS strobe per eight bits of data.

The exact DQS pins are shown in a dual function in the Logic Signal Connections table in this data sheet. Additional detail is provided in the Signal Descriptions table in this data sheet.


in selected blocks the input to the DQS delay block. If one of the bypass options is not chosen, the signal first passes through an optional delay block. This delay, if selected, ensures no positive input-register hold-time requirement when using a global clock.

The input block allows two modes of operation. In the single data rate (SDR) the data is registered, by one of the registers in the single data rate sync register block, with the system clock. In the DDR Mode two registers are used to sample the data on the positive and negative edges of the DQS signal creating two data streams, D0 and D2. These two data streams are synchronized with the system clock before entering the core. Further discussion on this topic is in the DDR Memory section of this data sheet.

Figure 2-21 shows the input register waveforms for DDR operation and Figure 2-22 shows the design tool primitives. The SDR/SYNC registers have reset and clock enable available.

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred from the DQS to the system clock domain. For further discussion of this topic, see the DDR memory section of this data sheet.

Figure 2-20. Input Register Diagram



Polarity Control Logic

In a typical DDR Memory interface design, the phase relation between the incoming delayed DQS strobe and the internal system Clock (during the READ cycle) is unknown.

The LatticeXP family contains dedicated circuits to transfer data between these domains. To prevent setup and hold violations at the domain transfer between DQS (delayed) and the system Clock a clock polarity selector is used. This changes the edge on which the data is registered in the synchronizing registers in the input register block. This requires evaluation at the start of the each READ cycle for the correct clock polarity.

Prior to the READ operation in DDR memories DQS is in tristate (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit detects this transition. This signal is used to control the polarity of the clock to the synchronizing registers.

sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in eight groups referred to as Banks. The sysIO buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL.

sysIO Buffer Banks

LatticeXP devices have eight sysIO buffer banks; each is capable of supporting multiple I/O standards. Each sysIO bank has its own I/O supply voltage (V_{CCIO}), and two voltage references V_{REF1} and V_{REF2} resources allowing each bank to be completely independent from each other. Figure 2-28 shows the eight banks and their associated supplies.

In the LatticeXP devices, single-ended output buffers and ratioed input buffers (LVTTL, LVCMOS, PCI and PCI-X) are powered using V_{CCIO} . LVTTL, LVCMOS33, LVCMOS25 and LVCMOS12 can also be set as a fixed threshold input independent of V_{CCIO} . In addition to the bank V_{CCIO} supplies, the LatticeXP devices have a V_{CC} core logic power supply, and a V_{CCAUX} supply that power all differential and referenced buffers.

Each bank can support up to two separate VREF voltages, VREF1 and VREF2 that set the threshold for the referenced input buffers. In the LatticeXP devices, a dedicated pin in a bank can be configured to be a reference voltage supply pin. Each I/O is individually configurable based on the bank's supply and reference voltages.

Programming and Erase Flash Supply Current^{1, 2, 3, 4, 5}

Symbol	Parameter	Device	Typ ^{.6}	Units
		LFXP3E	30	mA
		LFXP6E	40	mA
		LFXP10E	50	mA
		LFXP15E	60	mA
	Care Dewer Supply	LFXP20E	70	mA
Icc	Core Power Supply	LFXP3C	50	mA
		LFXP6C	60	mA
		LFXP10C	90	mA
		LFXP15C	100	mA
		LFXP20C	110	mA
		LFXP3E/C	50	mA
		LFXP6E/C	60	mA
I _{CCAUX}	Auxiliary Power Supply V _{CCAUX} = 3.3V	LFXP10E/C	90	mA
	CCAUX = 3.0V	LFXP15E/C	110	mA
		LFXP20E/C	130	mA
I _{CCJ}	V _{CCJ} Power Supply ⁷	All	2	mA

- 1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.
- 2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the V_{CCIO} or GND.
- 3. Blank user pattern; typical Flash pattern.
- 4. Bypass or decoupling capacitor across the supply.
- 5. JTAG programming is at 1MHz.
- 6. T_A=25°C, power supplies at nominal voltage.
- 7. When programming via JTAG.



LatticeXP Family Data Sheet Pinout Information

November 2007 Data Sheet DS1001

Signal Descriptions

Signal Name	I/O	Descriptions
General Purpose	I	
		[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).
		[Row/Column Number] indicates the PFU row or the column of the device on which the PIC exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.
P[Edge] [Row/Column Number*]_[A/B]	I/O	[A/B] indicates the PIO within the PIC to which the pad is connected.
		Some of these user programmable pins are shared with special function pins. These pin when not used as special purpose pins can be programmed as I/Os for user logic.
		During configuration, the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.
GSRN	ı	Global RESET signal. (Active low). Any I/O pin can be configured to be GSRN.
NC	_	No connect.
GND	_	GND - Ground. Dedicated Pins.
V _{CC}	_	VCC - The power supply pins for core logic. Dedicated Pins.
V _{CCAUX}	_	V_{CCAUX} - The Auxiliary power supply pin. It powers all the differential and referenced input buffers. Dedicated Pins.
V _{CCP0}	_	Voltage supply pins for ULM0PLL (and LLM1PLL1).
V _{CCP1}	_	Voltage supply pins for URM0PLL (and LRM1PLL¹).
GNDP0	_	Ground pins for ULM0PLL (and LLM1PLL¹).
GNDP1	_	Ground pins for URM0PLL (and LRM1PLL1).
V _{CCIOx}	_	V _{CCIO} - The power supply pins for I/O bank x. Dedicated Pins.
V _{REF1(x)} , V _{REF2(x)}	_	Reference supply pins for I/O bank x. Pre-determined pins in each bank are assigned as V _{REF} inputs. When not used, they may be used as I/O pins.
PLL and Clock Functions (Used as user	progra	ammable I/O pins when not in use for PLL or clock pins)
[LOC][num]_PLL[T, C]_IN_A		Reference clock (PLL) input Pads: ULM, LLM, URM, LRM, num = row from center, T = true and C = complement, index A, B, Cat each side.
[LOC][num]_PLL[T, C]_FB_A	_	Optional feedback (PLL) input Pads: ULM, LLM, URM, LRM, num = row from center, T = true and C = complement, index A, B, Cat each side.
PCLK[T, C]_[n:0]_[3:0]	_	Primary Clock Pads, T = true and C = complement, n per side, indexed by bank and 0,1, 2, 3 within bank.
[LOC]DQS[num]	_	DQS input Pads: T (Top), R (Right), B (Bottom), L (Left), DQS, num = Ball function number. Any pad can be configured to be DQS output.

Signal Descriptions (Cont.)

Signal Name	I/O	Descriptions
Test and Programming (Dedicated pins.	Pull-up	o is enabled on input pins during configuration.)
TMS	I	Test Mode Select input, used to control the 1149.1 state machine.
TCK	I	Test Clock input pin, used to clock the 1149.1 state machine.
TDI	I	Test Data in pin, used to load data into device using 1149.1 state machine. After power-up, this TAP port can be activated for configuration by sending appropriate command. (Note: once a configuration port is selected it is locked. Another configuration port cannot be selected until the power-up sequence).
TDO	0	Output pin -Test Data out pin used to shift data out of device using 1149.1.
V _{CCJ}	_	V _{CCJ} - The power supply pin for JTAG Test Access Port.
Configuration Pads (used during sysCOI	NFIG)	
CFG[1:0]	I	Mode pins used to specify configuration modes values latched on rising edge of INITN. During configuration, a pull-up is enabled.
INITN	I/O	Open Drain pin - Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled. If CFG1 and CFG0 are high (SDM) then this pin is pulled low.
PROGRAMN	I	Initiates configuration sequence when asserted low. This pin always has an active pull-up.
DONE	I/O	Open Drain pin - Indicates that the configuration sequence is complete, and the startup sequence is in progress.
CCLK	I/O	Configuration Clock for configuring an FPGA in sysCONFIG mode.
BUSY	I/O	Generally not used. After configuration it is a user-programmable I/O pin.
CSN	I	sysCONFIG chip select (Active low). During configuration, a pull-up is enabled. After configuration it is user a programmable I/O pin.
CS1N	I	sysCONFIG chip select (Active Low). During configuration, a pull-up is enabled. After configuration it is user programmable I/O pin
WRITEN	I	Write Data on Parallel port (Active low). After configuration it is a user programmable I/O pin
D[7:0]	I/O	sysCONFIG Port Data I/O. After configuration these are user programmable I/O pins.
DOUT, CSON	0	Output for serial configuration data (rising edge of CCLK) when using sys-CONFIG port. After configuration, it is a user-programmable I/O pin.
DI	I	Input for serial configuration data (clocked with CCLK) when using sysCON-FIG port. During configuration, a pull-up is enabled. After configuration it is a user-programmable I/O pin.
SLEEPN ²	I	Sleep Mode pin - Active low sleep pin.b When this pin is held high, the device operates normally.b When driven low, the device moves into Sleep Mode after a specified time. This pin has a weak internal pull-up, but when not used an external pull-up to $V_{\rm CC}$ is recommended.
TOE ³	I	Test Output Enable tri-states all I/O pins when driven low. This pin has a weak internal pull-up, but when not used an external pull-up to V_{CC} is recommended.

^{1.} Applies top LFXP10, LFXP15 and LFXP20 only.
2. Applies to LFXP "C" devices only.
3. Applies to LFXP "E" devices only.

LFXP3 Logic Signal Connections: 100 TQFP (Cont.)

Pin Number	Pin Function	Bank	Differential	Dual Function
44	GNDIO4	4	-	-
45	PB15A	4	Т	PCLKT4_0
46	PB15B	4	С	PCLKC4_0
47	VCCIO4	4	-	-
48	PB19A	4	Т	DQS
49	PB19B	4	С	VREF1_4
50	PB24A	4	-	VREF2_4
51	PR18B	3	C ₃	-
52	GNDIO3	3	-	-
53	PR18A	3	L ₃	-
54	PR15B	3	-	VREF1_3
55	PR14A	3	-	VREF2_3
56	PR13B	3	С	-
57	PR13A	3	Т	-
58	VCCIO3	3	-	-
59	GNDP1	-	-	-
60	VCCP1	-	-	-
61	PR9B	2	С	PCLKC2_0
62	PR9A	2	Т	PCLKT2_0
63	PR8B	2	С	RUM0_PLLC_IN_A
64	PR8A	2	Т	RUM0_PLLT_IN_A
65	VCCIO2	2	-	-
66	PR6B	2	-	VREF1_2
67	PR5A	2	-	VREF2_2
68	GNDIO2	2	-	-
69	PR3B	2	С	RUM0_PLLC_FB_A
70	PR3A	2	Т	RUM0_PLLT_FB_A
71	VCCAUX	-	-	-
72	TDO	-	-	-
73	VCCJ	-	-	-
74	TDI	-	-	-
75	TMS	-	-	-
76	TCK	-	-	-
77	VCC	-	-	-
78	PT24A	1	-	-
79	PT23A	1	-	D0
80	PT22B	1	-	D1
81	PT21A	1	-	D2
82	VCCIO1	1	-	-
83	PT20B	1	-	D3
84	GNDIO1	1	-	-
85	PT17A	1	-	D4
86	PT16A	1	-	D5
87	PT15B	1	-	D6

LFXP3 & LFXP6 Logic Signal Connections: 208 PQFP (Cont.)

			LFXP3		LFXP6				
Pin Number	Pin Function	Bank	Differential	Dual Function	Pin Function	Bank	Differential	Dual Function	
47	GNDIO6	6	-	-	GNDIO6	6	-	-	
48	PL18B	6	C ³	-	PL26B	6	C ³	-	
49	GND	-	-	-	GND	-	-	-	
50	VCCAUX	-	-	-	VCCAUX	-	-	-	
51	SLEEPN¹/TOE²	-	-	-	SLEEPN¹/TOE²	-	-	-	
52	INITN	5	-	-	INITN	5	-	-	
53	VCC	-	-	-	VCC	-	-	-	
54	PB2B	5	-	VREF1_5	PB5B	5	-	VREF1_5	
55	PB3A	5	Т	-	PB6A	5	Т	DQS	
56	PB3B	5	С	-	PB6B	5	С	-	
57	PB4A	5	T	-	PB7A	5	Т	-	
58	PB4B	5	С	-	PB7B	5	С	-	
59	GNDIO5	5	-	-	GNDIO5	5	-	-	
60	PB5A	5	Т	-	PB8A	5	Т	-	
61	PB5B	5	С	VREF2_5	PB8B	5	С	VREF2_5	
62	PB6A	5	Т	-	PB9A	5	Т	-	
63	PB6B	5	С	-	PB9B	5	С	-	
64	VCCIO5	5	-	-	VCCIO5	5	-	-	
65	PB7A	5	Т	-	PB10A	5	Т	-	
66	PB7B	5	С	-	PB10B	5	С	-	
67	PB8A	5	Т	-	PB11A	5	Т	-	
68	PB8B	5	С	-	PB11B	5	С	-	
69	GNDIO5	5	-	-	GNDIO5	5	-	-	
70	PB9A	5	-	-	PB12A	5	-	-	
71	PB10B	5	-	-	PB13B	5	-	-	
72	PB11A	5	T	DQS	PB14A	5	Т	DQS	
73	PB11B	5	С	-	PB14B	5	С	-	
74	VCCIO5	5	-	-	VCCIO5	5	-	-	
75	PB12A	5	T	-	PB15A	5	Т	-	
76	PB12B	5	С	-	PB15B	5	С	-	
77	PB13A	5	Т	-	PB16A	5	Т	-	
78	PB13B	5	С	-	PB16B	5	С	-	
79	GND	-	-	-	GND	-	-	-	
80	VCC	-	-	-	VCC	-	-	-	
81	PB14A	4	Т	-	PB17A	4	Т	-	
82	GNDIO4	4	-	-	GNDIO4	4	-	-	
83	PB14B	4	С	-	PB17B	4	С	-	
84	PB15A	4	Т	PCLKT4_0	PB18A	4	Т	PCLKT4_0	
85	PB15B	4	С	PCLKC4_0	PB18B	4	С	PCLKC4_0	
86	PB16A	4	Т	-	PB19A	4	Т	-	
87	VCCIO4	4	-	-	VCCIO4	4	-	-	
88	PB16B	4	С	-	PB19B	4	С	-	
89	PB17A	4	-	-	PB20A	4	-	-	
90	PB18B	4	-	-	PB21B	4	-	-	
91	PB19A	4	Т	DQS	PB22A	4	Т	DQS	
92	GNDIO4	4	-	-	GNDIO4	4	-	-	

LFXP6 & LFXP10 Logic Signal Connections: 256 fpBGA (Cont.)

	LFXP6			LFXP10				
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
L15	PR21B	3	C ³	-	PR28B	3	C ³	-
L14	PR21A	3	T ³	-	PR28A	3	T ³	-
-	GNDIO3	3	-	-	GNDIO3	3	-	-
L12	PR17B	3	С	-	PR26A	3	-	-
M16	PR20B	3	С	-	PR25B	3	С	RLM0_PLLC_IN_A
N16	PR20A	3	Т	-	PR25A	3	Т	RLM0_PLLT_IN_A
K14	PR19B	3	C ³	-	PR24B	3	C ₃	-
K15	PR19A	3	T ³	-	PR24A	3	T ³	DQS
K12	PR17A	3	T	-	PR23B	3	-	-
K13	PR22A	3	-	VREF2_3	PR22A	3	-	VREF2_3
-	GNDIO3	3	-	-	GNDIO3	3	-	-
L16	PR18B	3	C ³	-	PR21B	3	C ³	-
K16	PR18A	3	T ³	-	PR21A	3	T ³	-
J15	PR16B	3	C ₃	-	PR19B	3	C ³	-
J14	PR16A	3	T ³	-	PR19A	3	T ³	-
J13	GNDP1	-	-	-	GNDP1	-	-	-
J12	VCCP1	-	-	-	VCCP1	-	-	-
-	GNDIO2	2	-	-	GNDIO2	2	-	-
J16	PR12B	2	С	PCLKC2_0	PR17B	2	С	PCLKC2_0
H16	PR12A	2	Т	PCLKT2_0	PR17A	2	Т	PCLKT2_0
H13	PR13B	2	C ₃	-	PR16B	2	C ³	-
H12	PR13A	2	T ³	-	PR16A	2	T ³	DQS
H15	PR2B	2	C ³	-	PR15B	2	-	-
H14	PR6B	2	-	VREF1_2	PR14A	2	-	VREF1_2
-	GNDIO2	2	-	-	GNDIO2	2	-	-
G15	PR11B	2	C ³	-	PR13B	2	C ³	-
G14	PR11A	2	T ³	-	PR13A	2	T ³	-
G16	PR8B	2	С	RUM0_PLLC_IN_A	PR12B	2	С	RUM0_PLLC_IN_A
F16	PR8A	2	Т	RUM0_PLLT_IN_A	PR12A	2	Т	RUM0_PLLT_IN_A
G13	PR2A	2	T ³	-	PR11B	2	-	-
-	GNDIO2	2	-	-	GNDIO2	2	-	-
G12	PR9B	2	C ³	-	PR8B	2	С	-
F13	PR9A	2	T ³	-	PR8A	2	Т	-
B16	PR7B	2	C ₃	-	PR7B	2	C ³	-
C16	PR7A	2	T ³	DQS	PR7A	2	T ³	DQS
F15	PR14A	2	-	-	PR6B	2	-	-
E15	PR5A	2	-	VREF2_2	PR5A	2	-	VREF2_2
-	GNDIO2	2	-	-	GNDIO2	2	-	-
F14	PR4B	2	C ³	-	PR4B	2	C ³	-
E14	PR4A	2	T ³	-	PR4A	2	T ³	-
D15	PR3B	2	С	RUM0_PLLC_FB_A	PR3B	2	С	RUM0_PLLC_FB_A
C15	PR3A	2	T	RUM0_PLLT_FB_A	PR3A	2	T	RUM0_PLLT_FB_A

LFXP6 & LFXP10 Logic Signal Connections: 256 fpBGA (Cont.)

	LFXP6				LFXP10				
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function	
E8	PT13B	0	-	-	PT17B	0	-	-	
D8	PT12A	0	-	DOUT	PT16A	0	-	DOUT	
A6	PT11B	0	С	-	PT15B	0	С	-	
-	GNDIO0	0	-	-	GNDIO0	0	-	-	
C6	PT11A	0	Т	WRITEN	PT15A	0	Т	WRITEN	
E7	PT10B	0	С	-	PT14B	0	С	-	
D7	PT10A	0	Т	VREF1_0	PT14A	0	Т	VREF1_0	
A5	PT9B	0	С	-	PT13B	0	С	-	
B5	PT9A	0	Т	DI	PT13A	0	Т	DI	
A4	PT8B	0	С	-	PT12B	0	С	-	
B6	PT8A	0	T	CSN	PT12A	0	T	CSN	
E6	PT7B	0	С	-	PT11B	0	С	-	
-	GNDIO0	0	-	-	GNDIO0	0	-	-	
D6	PT7A	0	Т	-	PT11A	0	Т	-	
D5	PT6B	0	С	VREF2_0	PT10B	0	С	VREF2_0	
A3	PT6A	0	T	DQS	PT10A	0	T	DQS	
В3	PT5B	0	-	-	PT9B	0	-	-	
B2	PT4A	0	-	-	PT8A	0	-	-	
A2	PT3B	0	С	-	PT7B	0	С	-	
B1	PT3A	0	Т	-	PT7A	0	Т	-	
F5	PT2B	0	С	-	PT6B	0	С	-	
-	GNDIO0	0	-	-	GNDIO0	0	-	-	
C5	PT2A	0	Т	-	PT6A	0	Т	-	
C4	CFG0	0	-	-	CFG0	0	-	-	
B4	CFG1	0	-	-	CFG1	0	-	-	
C3	DONE	0	-	-	DONE	0	-	-	
A1	GND	-	-	-	GND	-	-	-	
A16	GND	-	-	-	GND	-	-	-	
F11	GND	-	-	-	GND	-	-	-	
F6	GND	-	-	-	GND	-	-	-	
G10	GND	-	-	-	GND	-	-	-	
G7	GND	-	-	-	GND	-	-	-	
G8	GND	-	-	-	GND	-	-	-	
G9	GND	-	-	-	GND	-	-	-	
H10	GND	-	-	-	GND	-	-	-	
H7	GND	-	-	-	GND	-	-	-	
H8	GND	-	-	-	GND	-	-	-	
H9	GND	-	-	-	GND	-	-	-	
J10	GND	-	-	-	GND	-	-	-	
J7	GND	-	-	-	GND	-	-	-	
J8	GND	-	-	-	GND	-	-	-	
J9	GND	-	-	-	GND	-	-	-	

LFXP6 & LFXP10 Logic Signal Connections: 256 fpBGA (Cont.)

			LFXP6	LFXP10				
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
K10	GND	-	-	-	GND	-	-	-
K7	GND	-	-	-	GND	-	-	-
K8	GND	-	-	-	GND	-	-	-
K9	GND	-	-	-	GND	-	-	-
L11	GND	-	-	-	GND	-	-	-
L6	GND	-	-	-	GND	-	-	-
T1	GND	-	-	-	GND	-	-	-
T16	GND	-	-	-	GND	-	-	-
D13	VCC	-	-	-	VCC	-	-	-
D4	VCC	-	-	-	VCC	-	-	-
E12	VCC	-	-	-	VCC	-	-	-
E5	VCC	-	-	-	VCC	-	-	-
M12	VCC	-	-	-	VCC	-	-	-
M5	VCC	-	-	-	VCC	-	-	-
N13	VCC	-	-	-	VCC	-	-	-
N4	VCC	-	-	-	VCC	-	-	-
E13	VCCAUX	-	-	-	VCCAUX	-	-	-
E4	VCCAUX	-	-	-	VCCAUX	-	-	-
M13	VCCAUX	-	-	-	VCCAUX	-	-	-
M4	VCCAUX	-	-	-	VCCAUX	-	-	-
F7	VCCIO0	0	-	-	VCCIO0	0	-	-
F8	VCCIO0	0	-	-	VCCIO0	0	-	-
F10	VCCIO1	1	-	-	VCCIO1	1	-	-
F9	VCCIO1	1	-	-	VCCIO1	1	-	-
G11	VCCIO2	2	-	-	VCCIO2	2	-	-
H11	VCCIO2	2	-	-	VCCIO2	2	-	-
J11	VCCIO3	3	-	-	VCCIO3	3	-	-
K11	VCCIO3	3	-	-	VCCIO3	3	-	-
L10	VCCIO4	4	-	-	VCCIO4	4	-	-
L9	VCCIO4	4	-	-	VCCIO4	4	-	-
L7	VCCIO5	5	-	-	VCCIO5	5	-	-
L8	VCCIO5	5	-	-	VCCIO5	5	-	-
J6	VCCIO6	6	-	-	VCCIO6	6	-	-
K6	VCCIO6	6	-	-	VCCIO6	6	-	-
G6	VCCIO7	7	-	-	VCCIO7	7	-	-
H6	VCCIO7	7	-	-	VCCIO7	7	-	-

^{1.} Applies to LFXP "C" only.

^{2.} Applies to LFXP "E" only.

^{3.} Supports dedicated LVDS outputs.

LFXP15 & LFXP20 Logic Signal Connections: 256 fpBGA (Cont.)

Ball Number Function Bank Differential Function Function Function Function Bank Differential Function Function Bank Differential Function Function Bank Differential Function Function Bank Differential Function Functi				LFXP15		LFXP20			
C9 PT26B 1 C D7 PT30B 1 C D7 C8 PT26A 1 T - PT30A 1 T - E9 PT25B 0 C BUSY PT29B 0 C BUSY - GNDIOO 0 - - GNDIOO 0 - - - GNDIOO 0 - - GNDIOO 0 - - - GNDIOO 0 - - GNDIOO 0 - - A8 PT25A 0 T CS1N PT24B 0 T CS1N A7 PT24B 0 C PCLKCO_O PT28B 0 C PCLKCO_O PT28B 0 C PCLKCO_O PT28B 0 C PCLKCO_O PT28B 0 T DCLKCO_O PT28B 0 T DCLKCO_O PT28B 0 C -			Bank	Differential			Bank	Differential	
C8 PT26A 1 T - PT30A 1 T - E9 PT25B 0 C BUSY PT29B 0 C BUSY - GNDIOO 0 - - GNDIOO 0 - - B8 PT25A 0 T CS1N PT29A 0 T CS1N A8 PT24B 0 C PCLKC0_0 PT28B 0 C PCLKC0_0 A7 PT24B 0 C PCLKC0_0 PT28A 0 T PCLKC0_0 A7 PT24A 0 T PCLKC0_0 PT28A 0 T PCLKC0_0 A7 PT24A 0 T PCLKT0_0 PT28A 0 T PCLKT0_0 B7 PT23B 0 C - PT27A 0 T DOS E8 PT22B 0 - - PT26B 0 -	A9	PT27A	1	Т	-	PT31A	1	Т	-
E9 PT25B 0 C BUSY PT29B 0 C BUSY - GNDIOO 0 - - GNDIOO 0 - - B8 PT25A 0 T CS1N PT29A 0 T CS1N A8 PT24B 0 C PCLKC0_0 PT28B 0 C PCLKC0_0 A7 PT24A 0 T PCLKT0_0 PT28B 0 C PCLKC0_0 B7 PT23B 0 C - PT27B 0 C - C7 PT23B 0 C - PT27B 0 C - C7 PT23A 0 T DQS PT27A 0 T DQS E8 PT22B 0 - - PT26B 0 - - DOUT PT25B 0 - - DOUT PT25B 0 C - -<	C9	PT26B	1	С	D7	PT30B	1	С	D7
- GNDIOO 0 GNDIOO 0	C8	PT26A	1	Т	-	PT30A	1	Т	-
B8 PT25A 0 T CS1N PT29A 0 T CS1N A8 PT24B 0 C PCLKC0_0 PT28B 0 C PCLKC0_0 A7 PT24A 0 T PCLKT0_0 PT28A 0 T PCLKT0_0 B7 PT23B 0 C - PT27B 0 C - C7 PT23A 0 T DQS PT27A 0 T DQS E8 PT22B 0 - - PT26B 0 - - - D8 PT21A 0 - DOUT PT25A 0 - DOUT - DOUT - DOUT - - - DOUT - - - DOUT - - -	E9	PT25B	0	С	BUSY	PT29B	0	С	BUSY
A8 PT24B 0 C PCLKCO_0 PT28B 0 C PCLKCO_0 A7 PT24A 0 T PCLKTO_0 PT28A 0 T PCLKTO_0 B7 PT23B 0 C - PT27B 0 C - C7 PT23A 0 T DQS PT27A 0 T DQS E8 PT22B 0 - - PT26B 0 - - DOUT - DOUT - DOUT A6 PT22B 0 - - DOUT - DOUT A6 PT20B 0 - - DOUT - DOUT A6 PT20B 0 C - - DOUT A6 PT20B 0 C - - DOUT A7 PT24B 0 C - - DOUT A7 PT24B 0 C - - DOUT A7 P	-	GNDIO0	0	-	-	GNDIO0	0	-	-
A7 PT24A 0 T PCLKT0_0 PT28A 0 T PCLKT0_0 B7 PT27B 0 C - - PT27B 0 C -	B8	PT25A	0	Т	CS1N	PT29A	0	Т	CS1N
B7 PT23B 0 C - PT27B 0 C - C7 PT23A 0 T DQS PT27A 0 T DQS E8 PT22B 0 - - PT26B 0 - - DOUT D8 PT21A 0 - DOUT PT25A 0 - DOUT A6 PT20B 0 C - PT24B 0 C - DOUT A6 PT20B 0 C - PT24B 0 C - - ODUT - - DOUT - - DOUT - - DOUT - - DOUT - - - DOUT - - - DOUT - - - - - - - DOUT - - - - - - - - - - -	A8	PT24B	0	С	PCLKC0_0	PT28B	0	С	PCLKC0_0
C7 PT23A 0 T DQS PT27A 0 T DQS E8 PT22B 0 - - PT26B 0 - - D8 PT21A 0 - DOUT PT25A 0 - DOUT A6 PT20B 0 C - PT24B 0 C - - GNDIO0 0 - - GNDIO0 0 - - - GNDIO0 0 - - GNDIO0 0 - - - GNDIO0 0 - - GNDIO0 0 - - - GNDIO0 0 - - GNDIO0 0 - - - CRDION 0 T WRITEN PT24A 0 T WRITEN - PT19B 0 C - PT23B 0 C - - -	A7	PT24A	0	Т	PCLKT0_0	PT28A	0	Т	PCLKT0_0
E8 PT22B 0 - - PT26B 0 - - - DOUT PT25A 0 - DOUT A6 PT20B 0 - DOUT PT25A 0 - DOUT A6 PT20B 0 C - PT24B 0 C - - DOUT A6 PT20B 0 C - - GNDIOO 0 - - - GNDIOO 0 - - - GNDIOO 0 - - - - - GNDIOO 0 -	B7	PT23B	0	С	-	PT27B	0	С	-
D8 PT21A 0 - DOUT PT25A 0 - DOUT A6 PT20B 0 C - PT24B 0 C - - GNDIO0 0 - - GNDIO0 0 - - C6 PT20A 0 T WRITEN PT24A 0 T WRITEN E7 PT19B 0 C - PT23B 0 C - D7 PT19A 0 T VREF1_0 PT23A 0 T VREF1_0 A5 PT18B 0 C - PT22B 0 C - B5 PT18A 0 T DI PT22A 0 T DI A4 PT17B 0 C - PT21B 0 C - B6 PT16A 0 T CSN PT21A 0 T CSN <t< td=""><td>C7</td><td>PT23A</td><td>0</td><td>Т</td><td>DQS</td><td>PT27A</td><td>0</td><td>Т</td><td>DQS</td></t<>	C7	PT23A	0	Т	DQS	PT27A	0	Т	DQS
A6 PT20B 0 C - PT24B 0 C - - GNDIOO 0 - - GNDIOO 0 - - C6 PT20A 0 T WRITEN PT24A 0 T WRITEN E7 PT19B 0 C - PT23B 0 C - D7 PT19A 0 T VREF1_0 PT23A 0 T VREF1_0 A5 PT18B 0 C - PT22B 0 C - B5 PT18A 0 T DI PT22A 0 T DI A4 PT17B 0 C - PT21B 0 C - B6 PT17A 0 T CSN PT21A 0 T CSN E6 PT16B 0 C - PT20B 0 C - D5 </td <td>E8</td> <td>PT22B</td> <td>0</td> <td>-</td> <td>-</td> <td>PT26B</td> <td>0</td> <td>-</td> <td>-</td>	E8	PT22B	0	-	-	PT26B	0	-	-
- GNDIOO 0 GNDIOO 0	D8	PT21A	0	-	DOUT	PT25A	0	-	DOUT
C6 PT20A 0 T WRITEN PT24A 0 T WRITEN E7 PT19B 0 C - PT23B 0 C - D7 PT19A 0 T VREF1_0 PT23A 0 T VREF1_0 A5 PT18B 0 C - PT22B 0 C - B5 PT18A 0 T DI PT22A 0 T DI A4 PT17B 0 C - PT21B 0 C - B6 PT17A 0 T CSN PT21A 0 T CSN E6 PT16B 0 C - PT20B 0 C - D6 PT16A 0 T - PT20A 0 T - D5 PT15B 0 C VREF2_0 PT19B 0 C VREF2_0	A6	PT20B	0	С	-	PT24B	0	С	-
E7 PT19B 0 C - PT23B 0 C - D7 PT19A 0 T VREF1_0 PT23A 0 T VREF1_0 A5 PT18B 0 C - PT22B 0 C - B5 PT18A 0 T DI PT22A 0 T DI A4 PT17B 0 C - PT21B 0 C - B6 PT17A 0 T CSN PT21A 0 T CSN E6 PT16B 0 C - PT20B 0 C - D6 PT16A 0 T - PT20A 0 T - D5 PT15B 0 C VREF2_0 PT19B 0 C VREF2_0 A3 PT15A 0 T DQS PT18B 0 - - B	-	GNDIO0	0	-	-	GNDIO0	0	-	-
D7 PT19A 0 T VREF1_0 PT23A 0 T VREF1_0 A5 PT18B 0 C - PT22B 0 C - B5 PT18A 0 T DI PT22A 0 T DI A4 PT17B 0 C - PT21B 0 C - B6 PT17A 0 T CSN PT21A 0 T CSN E6 PT16B 0 C - PT20B 0 C - D6 PT16A 0 T - PT20A 0 T - D5 PT15B 0 C VREF2_0 PT19B 0 C VREF2_0 A3 PT15A 0 T DQS PT19A 0 T DQS B3 PT14B 0 - - PT17A 0 - - <td< td=""><td>C6</td><td>PT20A</td><td>0</td><td>Т</td><td>WRITEN</td><td>PT24A</td><td>0</td><td>Т</td><td>WRITEN</td></td<>	C6	PT20A	0	Т	WRITEN	PT24A	0	Т	WRITEN
A5 PT18B 0 C - PT22B 0 C - B5 PT18A 0 T DI PT22A 0 T DI A4 PT17B 0 C - PT21B 0 C - B6 PT17A 0 T CSN PT21A 0 T CSN E6 PT16B 0 C - PT20B 0 C - D6 PT16A 0 T - PT20A 0 T - D5 PT15B 0 C VREF2_0 PT19B 0 C VREF2_0 A3 PT15A 0 T DQS PT19A 0 T DQS B3 PT14B 0 - - PT17A 0 - - B2 PT13A 0 - - PT17A 0 - -	E7	PT19B	0	С	-	PT23B	0	С	-
B5 PT18A 0 T DI PT22A 0 T DI A4 PT17B 0 C - PT21B 0 C - B6 PT17A 0 T CSN PT21A 0 T CSN E6 PT16B 0 C - PT20B 0 C - D6 PT16A 0 T - PT20A 0 T - D5 PT15B 0 C VREF2_0 PT19B 0 C VREF2_0 A3 PT15A 0 T DQS PT19A 0 T DQS B3 PT14B 0 - - PT17A 0 - - B2 PT13A 0 - - PT17A 0 - -	D7	PT19A	0	Т	VREF1_0	PT23A	0	Т	VREF1_0
A4 PT17B 0 C - PT21B 0 C - B6 PT17A 0 T CSN PT21A 0 T CSN E6 PT16B 0 C - PT20B 0 C - D6 PT16A 0 T - PT20A 0 T - D5 PT15B 0 C VREF2_0 PT19B 0 C VREF2_0 A3 PT15A 0 T DQS PT19A 0 T DQS B3 PT14B 0 - - PT18B 0 - - B2 PT13A 0 - - PT17A 0 - -	A5	PT18B	0	С	-	PT22B	0	С	-
B6 PT17A 0 T CSN PT21A 0 T CSN E6 PT16B 0 C - PT20B 0 C - D6 PT16A 0 T - PT20A 0 T - D5 PT15B 0 C VREF2_0 PT19B 0 C VREF2_0 A3 PT15A 0 T DQS PT19A 0 T DQS B3 PT14B 0 - - PT18B 0 - - B2 PT13A 0 - - PT17A 0 - -	B5	PT18A	0	Т	DI	PT22A	0	Т	DI
E6 PT16B 0 C - PT20B 0 C - D6 PT16A 0 T - PT20A 0 T - D5 PT15B 0 C VREF2_0 PT19B 0 C VREF2_0 A3 PT15A 0 T DQS PT19A 0 T DQS B3 PT14B 0 - - PT18B 0 - - B2 PT13A 0 - - PT17A 0 - -	A4	PT17B	0	С	-	PT21B	0	С	-
D6 PT16A 0 T - PT20A 0 T - D5 PT15B 0 C VREF2_0 PT19B 0 C VREF2_0 A3 PT15A 0 T DQS PT19A 0 T DQS B3 PT14B 0 - <td< td=""><td>B6</td><td>PT17A</td><td>0</td><td>Т</td><td>CSN</td><td>PT21A</td><td>0</td><td>Т</td><td>CSN</td></td<>	B6	PT17A	0	Т	CSN	PT21A	0	Т	CSN
D5 PT15B 0 C VREF2_0 PT19B 0 C VREF2_0 A3 PT15A 0 T DQS PT19A 0 T DQS B3 PT14B 0 - - PT18B 0 - - B2 PT13A 0 - - PT17A 0 - -	E6	PT16B	0	С	-	PT20B	0	С	-
A3 PT15A 0 T DQS PT19A 0 T DQS B3 PT14B 0 - - PT18B 0 - - B2 PT13A 0 - - PT17A 0 - -	D6	PT16A	0	Т	-	PT20A	0	Т	-
B3 PT14B 0 - - PT18B 0 - - B2 PT13A 0 - - PT17A 0 - -	D5	PT15B	0	С	VREF2_0	PT19B	0	С	VREF2_0
B2 PT13A 0 PT17A 0	A3	PT15A	0	Т	DQS	PT19A	0	Т	DQS
	В3	PT14B	0	-	-	PT18B	0	-	-
- GNDIO0 0 GNDIO0 0	B2	PT13A	0	-	-	PT17A	0	-	-
	-	GNDIO0	0	-	-	GNDIO0	0	-	-
A2 PT12B 0 C - PT16B 0 C -	A2	PT12B	0	С	-	PT16B	0	С	-
B1 PT12A 0 T - PT16A 0 T -	B1	PT12A	0	Т	-	PT16A	0	Т	-
F5 PT11B 0 C - PT15B 0 C -	F5	PT11B	0	С	-	PT15B	0	С	-
C5 PT11A 0 T - PT15A 0 T -	C5	PT11A	0	Т	-	PT15A	0	Т	-
- GNDIO0 0 GNDIO0 0	-	GNDIO0	0	-	-	GNDIO0	0	-	-
- GNDIO0 0 GNDIO0 0	-	GNDIO0	0	-	-	GNDIO0	0	-	-
- GNDIO0 0 GNDIO0 0	-	GNDIO0	0	-	-	GNDIO0	0	-	-
C4 CFG0 0 CFG0 0	C4	CFG0	0	-	-	CFG0	0	-	-
B4 CFG1 0 CFG1 0	B4	CFG1	0	-	-	CFG1	0	-	-
C3 DONE 0 DONE 0	C3	DONE	0	-	-	DONE	0	-	-
A1 GND GND	A1	GND	-	-	-	GND	-	-	-
A16 GND GND	A16	GND	-	-	-	GND	-	-	-
F11 GND GND	F11	GND	-	-	-	GND	-	-	-
F6 GND GND	F6	GND	-	-	-	GND	-	-	-

LFXP10, LFXP15 & LFXP20 Logic Signal Connections: 388 fpBGA (Cont.)

	LFXP10				LFXP15				LFXP20			
Ball Number	Ball Function	Bank	Diff.	Dual Function	Ball Function	Bank	Diff.	Dual Function	Ball Function	Bank	Diff.	Dual Function
G7	VCCAUX	-	-	-	VCCAUX	-	-	-	VCCAUX	-	-	-
T16	VCCAUX	-	-	-	VCCAUX	-	-	-	VCCAUX	-	-	-
T7	VCCAUX	-	-	-	VCCAUX	-	-	-	VCCAUX	-	-	-
G10	VCCIO0	0	-	-	VCCIO0	0	-	-	VCCIO0	0	-	-
G11	VCCIO0	0	-	-	VCCIO0	0	-	-	VCCIO0	0	-	-
G8	VCCIO0	0	-	i	VCCIO0	0	-	-	VCCIO0	0	-	-
G9	VCCIO0	0	-	-	VCCIO0	0	-	-	VCCIO0	0	-	-
H8	VCCIO0	0	-	-	VCCIO0	0	-	-	VCCIO0	0	-	-
G12	VCCIO1	1	-	-	VCCIO1	1	-	-	VCCIO1	1	-	-
G13	VCCIO1	1	-	-	VCCIO1	1	-	-	VCCIO1	1	-	-
G14	VCCIO1	1	-	-	VCCIO1	1	-	-	VCCIO1	1	-	-
G15	VCCIO1	1	-	-	VCCIO1	1	-	-	VCCIO1	1	-	-
H15	VCCIO1	1	-	-	VCCIO1	1	-	-	VCCIO1	1	-	-
H16	VCCIO2	2	-	-	VCCIO2	2	-	-	VCCIO2	2	-	-
J16	VCCIO2	2	-	-	VCCIO2	2	-	-	VCCIO2	2	-	-
K16	VCCIO2	2	-	-	VCCIO2	2	-	-	VCCIO2	2	-	-
L16	VCCIO2	2	-	-	VCCIO2	2	-	-	VCCIO2	2	-	-
M16	VCCIO3	3	-	-	VCCIO3	3	-	-	VCCIO3	3	-	-
N16	VCCIO3	3	-	-	VCCIO3	3	-	-	VCCIO3	3	-	-
P16	VCCIO3	3	-	-	VCCIO3	3	-	-	VCCIO3	3	-	-
R16	VCCIO3	3	-	-	VCCIO3	3	-	-	VCCIO3	3	-	-
R15	VCCIO4	4	-	-	VCCIO4	4	-	-	VCCIO4	4	-	-
T12	VCCIO4	4	-	-	VCCIO4	4	-	-	VCCIO4	4	-	-
T13	VCCIO4	4	-	-	VCCIO4	4	-	-	VCCIO4	4	-	-
T14	VCCIO4	4	-	-	VCCIO4	4	-	-	VCCIO4	4	-	-
T15	VCCIO4	4	-	-	VCCIO4	4	-	-	VCCIO4	4	-	-
R8	VCCIO5	5	-	-	VCCIO5	5	-	-	VCCIO5	5	-	-
T10	VCCIO5	5	-	-	VCCIO5	5	-	-	VCCIO5	5	-	-
T11	VCCIO5	5	-	-	VCCIO5	5	-	-	VCCIO5	5	-	-
T8	VCCIO5	5	-	-	VCCIO5	5	-	-	VCCIO5	5	-	-
T9	VCCIO5	5	-	-	VCCIO5	5	-	-	VCCIO5	5	-	-
M7	VCCIO6	6	-	-	VCCIO6	6	-	-	VCCIO6	6	-	-
N7	VCCIO6	6	-	-	VCCIO6	6	-	-	VCCIO6	6	-	-
P7	VCCIO6	6	-	-	VCCIO6	6	-	-	VCCIO6	6	-	-
R7	VCCIO6	6	-	-	VCCIO6	6	-	-	VCCIO6	6	-	-
H7	VCCIO7	7	-	-	VCCIO7	7	-	-	VCCIO7	7	-	-
J7	VCCIO7	7	-	-	VCCIO7	7	-	-	VCCIO7	7	-	-
K7	VCCIO7	7	-	-	VCCIO7	7	-	-	VCCIO7	7	-	-
L7	VCCIO7	7	-	-	VCCIO7	7	-	-	VCCIO7	7	-	-
1 Appli	es to I FXP "	C" only		-	_	•						

^{1.} Applies to LFXP "C" only.

Applies to LFXP "E" only.
 Supports dedicated LVDS outputs.

LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

			LFXP15		LFXP20				
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function	
J21	PR20B	2	C ³	-	PR20B	2	C ³	-	
J22	PR20A	2	T ³	DQS	PR20A	2	T ³	DQS	
K18	PR19B	2	-	-	PR19B	2	-	-	
K19	PR18A	2	-	VREF1_2	PR18A	2	-	VREF1_2	
-	GNDIO2	2	-	-	GNDIO2	2	-	-	
K21	PR17B	2	C ³	-	PR17B	2	C ³	-	
K20	PR17A	2	T ³	-	PR17A	2	T ³	-	
H21	PR16B	2	С	RUM0_PLLC_IN_A	PR16B	2	С	RUM0_PLLC_IN_A	
H22	PR16A	2	Т	RUM0_PLLT_IN_A	PR16A	2	Т	RUM0_PLLT_IN_A	
J20	PR15B	2	C ₃	-	PR15B	2	C ³	-	
J19	PR15A	2	T ³	-	PR15A	2	T ³	-	
-	GNDIO2	2	-	-	GNDIO2	2	-	-	
J17	PR13B	2	C ³	-	PR13B	2	C ³	-	
J18	PR13A	2	T ³	-	PR13A	2	T ³	-	
G21	PR12B	2	С	-	PR12B	2	С	-	
G22	PR12A	2	Т	-	PR12A	2	Т	-	
F21	PR11B	2	C ³	-	PR11B	2	C ³	-	
F22	PR11A	2	T ³	DQS	PR11A	2	T ³	DQS	
-	GNDIO2	2	-	-	GNDIO2	2	-	-	
H20	PR10B	2	-	-	PR10B	2	-	-	
H19	PR9A	2	-	VREF2_2	PR9A	2	-	VREF2_2	
H17	PR8B	2	C ³	-	PR8B	2	C ³	-	
H18	PR8A	2	T ³	-	PR8A	2	T ³	-	
E21	PR7B	2	С	RUM0_PLLC_FB_A	PR7B	2	С	RUM0_PLLC_FB_A	
E22	PR7A	2	Т	RUM0_PLLT_FB_A	PR7A	2	Т	RUM0_PLLT_FB_A	
D21	PR6B	2	C ³	-	PR6B	2	C ³		
D22	PR6A	2	T ³	-	PR6A	2	T ³	-	
G20	PR5B	2	C ₃	-	PR5B	2	C ³	-	
G19	PR5A	2	T ³	-	PR5A	2	T ³	-	
G17	PR4B	2	С	-	PR4B	2	С	-	
G18	PR4A	2	Т	-	PR4A	2	Т	-	
-	GNDIO2	2	-	-	GNDIO2	2	-	_	
F18	PR3B	2	C ₃	-	PR3B	2	C ³	_	
F19	PR3A	2	T ³	-	PR3A	2	T ³	_	
C22	PR2B	2	-	-	PR2B	2	-	-	
F20	TDO	-	-	-	TDO	-	-	-	
E20	VCCJ	-	-	-	VCCJ	-	-	-	
D19	TDI	-	_	-	TDI	-	-	-	
E19	TMS	-	_	-	TMS	_	_	-	
D20	TCK	-	_	-	TCK	-	-	-	
C20	-	-	-	-	PT56A	1	-	-	
								_	
-	GNDIO1	1	-	-	GNDIO1	1	-	-	

LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

			LFXP15		LFXP20			
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
D18	-	-	-	-	PT55B	1	С	-
E18	-	-	-	-	PT55A	1	T	-
C19	-	-	-	-	PT54B	1	С	-
C18	-	-	-	-	PT54A	1	Т	-
C21	-	-	-	-	PT53B	1	С	-
-	GNDIO1	1	-	-	GNDIO1	1	-	-
B21	-	-	-	-	PT53A	1	Т	-
E17	PT48B	1	С	-	PT52B	1	С	-
E16	PT48A	1	Т	-	PT52A	1	Т	-
C17	PT47B	1	С	-	PT51B	1	С	-
D17	PT47A	1	Т	DQS	PT51A	1	Т	DQS
F17	PT46B	1	-	-	PT50B	1	-	-
F16	PT45A	1	-	-	PT49A	1	-	-
C16	PT44B	1	С	-	PT48B	1	С	-
D16	PT44A	1	Т	-	PT48A	1	Т	-
A20	PT43B	1	С	-	PT47B	1	С	-
-	GNDIO1	1	-	-	GNDIO1	1	-	-
B20	PT43A	1	Т	-	PT47A	1	Т	-
A19	PT42B	1	С	-	PT46B	1	С	-
B19	PT42A	1	Т	-	PT46A	1	Т	-
C15	PT41B	1	С	-	PT45B	1	С	-
D15	PT41A	1	Т	-	PT45A	1	Т	-
A18	PT40B	1	С	-	PT44B	1	С	-
B18	PT40A	1	Т	-	PT44A	1	Т	-
F15	PT39B	1	С	VREF1_1	PT43B	1	С	VREF1_1
-	GNDIO1	1	-	-	GNDIO1	1	-	-
E15	PT39A	1	Т	DQS	PT43A	1	Т	DQS
A17	PT38B	1	-	-	PT42B	1	-	-
B17	PT37A	1	-	-	PT41A	1	-	-
E14	PT36B	1	С	-	PT40B	1	С	-
F14	PT36A	1	Т	-	PT40A	1	Т	-
D14	PT35B	1	С	-	PT39B	1	С	-
C14	PT35A	1	Т	D0	PT39A	1	Т	D0
A16	PT34B	1	С	D1	PT38B	1	С	D1
B16	PT34A	1	Т	VREF2_1	PT38A	1	Т	VREF2_1
A15	PT33B	1	С	-	PT37B	1	С	-
B15	PT33A	1	Т	D2	PT37A	1	Т	D2
-	GNDIO1	1	-	-	GNDIO1	1	-	-
E13	PT32B	1	С	D3	PT36B	1	С	D3
D13	PT32A	1	Т	-	PT36A	1	Т	-
C13	PT31B	1	С	-	PT35B	1	С	-
B13	PT31A	1	Т	DQS	PT35A	1	Т	DQS



LatticeXP Family Data Sheet Revision History

November 2007 Data Sheet DS1001

Revision History

Date	Version	Section	Change Summary				
February 2005	01.0	_	Initial release.				
April 2005	01.1	Architecture	EBR memory support section updated with clarification.				
May 2005	01.2	Introduction	Added TransFR Reconfiguration to Features section.				
		Architecture	Added TransFR section.				
June 2005	01.3	Pinout Information	Added pinout information for LFXP3, LFXP6, LFXP15 and LFXP20.				
July 2005	02.0	Introduction	Updated XP6, XP15 and XP20 EBR SRAM Bits and Block numbers.				
		Architecture	Updated Per Quadrant Primary Clock Selection figure.				
			Added Typical I/O Behavior During Power-up section.				
			Updated Device Configuration section under Configuration and Testing.				
		DC and Switching	Clarified Hot Socketing Specification				
		Characteristics	Updated Supply Current (Standby) Table				
			Updated Initialization Supply Current Table				
			Added Programming and Erase Flash Supply Current table				
			Added LVDS Emulation section. Updated LVDS25E Output Termination Example figure and LVDS25E DC Conditions table.				
			Updated Differential LVPECL diagram and LVPECL DC Conditions table.				
			Deleted 5V Tolerant Input Buffer section. Updated RSDS figure and RSDS DC Conditions table.				
			Updated sysCONFIG Port Timing Specifications				
			Updated JTAG Port Timing Specifications. Added Flash Download Time table.				
		Pinout Information	Updated Signal Descriptions table.				
			Updated Logic Signal Connections Dual Function column.				
		Ordering Information	Added lead-free ordering part numbers.				
July 2005	02.1	DC and Switching Characteristics	Clarification of Flash Programming Junction Temperature				
August 2005	02.2	Introduction	Added Sleep Mode feature.				
		Architecture	Added Sleep Mode section.				
		DC and Switching	Added Sleep Mode Supply Current Table				
		Characteristics	Added Sleep Mode Timing section				
		Pinout Information	Added SLEEPN and TOE signal names, descriptions and footnotes.				
			Added SLEEPN and TOE to pinout information and footnotes.				
			Added footnote 3 to Logic Signal Connections tables for clarification on emulated LVDS output.				
September 2005	03.0	Architecture	Added clarification of PCI clamp.				
			Added clarification to SLEEPN Pin Characteristics section.				
		DC and Switching Characteristics	DC Characteristics, added footnote 4 for clarification. Updated Supply Current (Sleep Mode), Supply Current (Standby), Initialization Supply Current, and Programming and Erase Flash Supply Current typical numbers.				