



Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 3000 |
| Total RAM Bits | 55296 |
| Number of I/O | 100 |
| Number of Gates | - |
| Voltage - Supply | 1.71V ~ 3.465V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-TQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp3c-3t144i |

Features

- **Non-volatile, Infinitely Reconfigurable**
 - Instant-on – powers up in microseconds
 - No external configuration memory
 - Excellent design security, no bit stream to intercept
 - Reconfigure SRAM based logic in milliseconds
 - SRAM and non-volatile memory programmable through system configuration and JTAG ports
- **Sleep Mode**
 - Allows up to 1000x static current reduction
- **TransFR™ Reconfiguration (TFR)**
 - In-field logic update while system operates
- **Extensive Density and Package Options**
 - 3.1K to 19.7K LUT4s
 - 62 to 340 I/Os
 - Density migration supported
- **Embedded and Distributed Memory**
 - 54 Kbits to 396 Kbits sysMEM™ Embedded Block RAM
 - Up to 79 Kbits distributed RAM
 - Flexible memory resources:
 - Distributed and block memory

■ Flexible I/O Buffer

- Programmable sysIO™ buffer supports wide range of interfaces:
 - LVCMS 3.3/2.5/1.8/1.5/1.2
 - LVTTL
 - SSTL 18 Class I
 - SSTL 3/2 Class I, II
 - HSTL15 Class I, III
 - HSTL 18 Class I, II, III
 - PCI
 - LVDS, Bus-LVDS, LVPECL, RSDS

■ Dedicated DDR Memory Support

- Implements interface up to DDR333 (166MHz)

■ sysCLOCK™ PLLs

- Up to 4 analog PLLs per device
- Clock multiply, divide and phase shifting

■ System Level Support

- IEEE Standard 1149.1 Boundary Scan, plus ispTRACY™ internal logic analyzer capability
- Onboard oscillator for configuration
- Devices operate with 3.3V, 2.5V, 1.8V or 1.2V power supply

Table 1-1. LatticeXP Family Selection Guide

| Device | LFXP3 | LFXP6 | LFXP10 | LFXP15 | LFXP20 |
|---------------------------------------|------------------|------------------|------------------|------------------|------------------|
| PFU/PFF Rows | 16 | 24 | 32 | 40 | 44 |
| PFU/PFF Columns | 24 | 30 | 38 | 48 | 56 |
| PFU/PFF (Total) | 384 | 720 | 1216 | 1932 | 2464 |
| LUTs (K) | 3 | 6 | 10 | 15 | 20 |
| Distributed RAM (KBits) | 12 | 23 | 39 | 61 | 79 |
| EBR SRAM (KBits) | 54 | 72 | 216 | 324 | 396 |
| EBR SRAM Blocks | 6 | 8 | 24 | 36 | 44 |
| V _{CC} Voltage | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V |
| PLLs | 2 | 2 | 4 | 4 | 4 |
| Max. I/O | 136 | 188 | 244 | 300 | 340 |
| Packages and I/O Combinations: | | | | | |
| 100-pin TQFP (14 x 14 mm) | 62 | | | | |
| 144-pin TQFP (20 x 20 mm) | 100 | 100 | | | |
| 208-pin PQFP (28 x 28 mm) | 136 | 142 | | | |
| 256-ball fpBGA (17 x 17 mm) | | 188 | 188 | 188 | 188 |
| 388-ball fpBGA (23 x 23 mm) | | | 244 | 268 | 268 |
| 484-ball fpBGA (23 x 23 mm) | | | | 300 | 340 |

Architecture Overview

The LatticeXP architecture contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR) as shown in Figure 2-1.

On the left and right sides of the PFU array, there are Non-volatile Memory Blocks. In configuration mode this non-volatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG™ peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the configuration SRAM. With this technology, expensive external configuration memories are not required and designs are secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via wide busses happens in microseconds, providing an “instant-on” capability that allows easy interfacing in many applications.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional unit without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and register functions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used on the outside rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks. For every three rows of PFF blocks there is a row of PFU blocks.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO interfaces. PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. sysMEM EBRs are large dedicated fast memory blocks. They can be configured as RAM or ROM.

The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns as shown in Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Blocks. These PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relationship of the clocks. The LatticeXP architecture provides up to four PLLs per device.

Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sysCONFIG port which allows for serial or parallel device configuration. The LatticeXP devices are available for operation from 3.3V, 2.5V, 1.8V and 1.2V power supplies, providing easy integration into the overall system.

Table 2-8. Supported Output Standards

| Output Standard | Drive | V_{CCIO} (Nom.) |
|---------------------------------------|----------------------------|-------------------|
| Single-ended Interfaces | | |
| LVTTL | 4mA, 8mA, 12mA, 16mA, 20mA | 3.3 |
| LVCMOS33 | 4mA, 8mA, 12mA 16mA, 20mA | 3.3 |
| LVCMOS25 | 4mA, 8mA, 12mA 16mA, 20mA | 2.5 |
| LVCMOS18 | 4mA, 8mA, 12mA 16mA | 1.8 |
| LVCMOS15 | 4mA, 8mA | 1.5 |
| LVCMOS12 | 2mA, 6mA | 1.2 |
| LVCMOS33, Open Drain | 4mA, 8mA, 12mA 16mA, 20mA | — |
| LVCMOS25, Open Drain | 4mA, 8mA, 12mA 16mA, 20mA | — |
| LVCMOS18, Open Drain | 4mA, 8mA, 12mA 16mA | — |
| LVCMOS15, Open Drain | 4mA, 8mA | — |
| LVCMOS12, Open Drain | 2mA, 6mA | — |
| PCI33 | N/A | 3.3 |
| HSTL18 Class I, II, III | N/A | 1.8 |
| HSTL15 Class I, III | N/A | 1.5 |
| SSTL3 Class I, II | N/A | 3.3 |
| SSTL2 Class I, II | N/A | 2.5 |
| SSTL18 Class I | N/A | 1.8 |
| Differential Interfaces | | |
| Differential SSTL3, Class I, II | N/A | 3.3 |
| Differential SSTL2, Class I, II | N/A | 2.5 |
| Differential SSTL18, Class I | N/A | 1.8 |
| Differential HSTL18, Class I, II, III | N/A | 1.8 |
| Differential HSTL15, Class I, III | N/A | 1.5 |
| LVDS | N/A | 2.5 |
| BLVDS ¹ | N/A | 2.5 |
| LVPECL ¹ | N/A | 3.3 |

1. Emulated with external resistors.

Hot Socketing

The LatticeXP devices have been carefully designed to ensure predictable behavior during power-up and power-down. Power supplies can be sequenced in any order. During power up and power-down sequences, the I/Os remain in tristate until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled to within specified limits, which allows easy integration with the rest of the system. These capabilities make the LatticeXP ideal for many multiple power supply and hot-swap applications.

Sleep Mode

The LatticeXP “C” devices ($V_{CC} = 1.8/2.5/3.3V$) have a sleep mode that allows standby current to be reduced by up to three orders of magnitude during periods of system inactivity. Entry and exit to Sleep Mode is controlled by the SLEEPN pin.

During Sleep Mode, the FPGA logic is non-operational, registers and EBR contents are not maintained and I/Os are tri-stated. Do not enter Sleep Mode during device programming or configuration operation. In Sleep Mode, power supplies can be maintained in their normal operating range, eliminating the need for external switching of power supplies. Table 2-9 compares the characteristics of Normal, Off and Sleep Modes.

master serial clock is 2.5MHz. Table 2-10 lists all the available Master Serial Clock frequencies. When a different Master Serial Clock is selected during the design process, the following sequence takes place:

1. User selects a different Master Serial Clock frequency for configuration.
2. During configuration the device starts with the default (2.5MHz) Master Serial Clock frequency.
3. The clock configuration settings are contained in the early configuration bit stream.
4. The Master Serial Clock frequency changes to the selected frequency once the clock configuration bits are received.

For further information on the use of this oscillator for configuration, please see details of additional technical documentation at the end of this data sheet.

Table 2-10. Selectable Master Serial Clock (CCLK) Frequencies During Configuration

| CCLK (MHz) | CCLK (MHz) | CCLK (MHz) |
|------------------|------------|------------|
| 2.5 ¹ | 13 | 45 |
| 4.3 | 15 | 51 |
| 5.4 | 20 | 55 |
| 6.9 | 26 | 60 |
| 8.1 | 30 | 130 |
| 9.2 | 34 | — |
| 10.0 | 41 | — |

1. Default

Density Shifting

The LatticeXP family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

Programming and Erase Flash Supply Current^{1, 2, 3, 4, 5}

| Symbol | Parameter | Device | Typ ⁶ | Units |
|-------------|--|-----------|------------------|-------|
| I_{CC} | Core Power Supply | LFXP3E | 30 | mA |
| | | LFXP6E | 40 | mA |
| | | LFXP10E | 50 | mA |
| | | LFXP15E | 60 | mA |
| | | LFXP20E | 70 | mA |
| | | LFXP3C | 50 | mA |
| | | LFXP6C | 60 | mA |
| | | LFXP10C | 90 | mA |
| | | LFXP15C | 100 | mA |
| | | LFXP20C | 110 | mA |
| I_{CCAUX} | Auxiliary Power Supply $V_{CCAUX} = 3.3V$ | LFXP3E/C | 50 | mA |
| | | LFXP6E/C | 60 | mA |
| | | LFXP10E/C | 90 | mA |
| | | LFXP15E/C | 110 | mA |
| | | LFXP20E/C | 130 | mA |
| I_{CCJ} | V_{CCJ} Power Supply ⁷ | All | 2 | mA |


1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.
2. Assumes all outputs are tristated, all inputs are configured as LVC MOS and held at the V_{CCIO} or GND.
3. Blank user pattern; typical Flash pattern.
4. Bypass or decoupling capacitor across the supply.
5. JTAG programming is at 1MHz.
6. $T_A=25^\circ C$, power supplies at nominal voltage.
7. When programming via JTAG.

sysIO Differential Electrical Characteristics**LVDS****Over Recommended Operating Conditions**

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Typ. | Max. | Units |
|-------------------------|--|---|-------------|-------------|-------------|---------------|
| V_{INP}, V_{INM} | Input Voltage | | 0 | — | 2.4 | V |
| V_{THD} | Differential Input Threshold | | +/-100 | — | — | mV |
| V_{CM} | Input Common Mode Voltage | $100\text{mV} \leq V_{THD}$ | $V_{THD}/2$ | 1.2 | 1.8 | V |
| | | $200\text{mV} \leq V_{THD}$ | $V_{THD}/2$ | 1.2 | 1.9 | V |
| | | $350\text{mV} \leq V_{THD}$ | $V_{THD}/2$ | 1.2 | 2.0 | V |
| I_{IN} | Input current | Power on or power off | — | — | +/-10 | μA |
| V_{OH} | Output high voltage for V_{OP} or V_{OM} | $R_T = 100$ ohms | — | 1.38 | 1.60 | V |
| V_{OL} | Output low voltage for V_{OP} or V_{OM} | $R_T = 100$ ohms | 0.9V | 1.03 | — | V |
| V_{OD} | Output voltage differential | $(V_{OP} - V_{OM}), R_T = 100$ ohms | 250 | 350 | 450 | mV |
| ΔV_{OD} | Change in V_{OD} between high and low | | — | — | 50 | mV |
| V_{OS} | Output voltage offset | $(V_{OP} - V_{OM})/2, R_T = 100$ ohms | 1.125 | 1.25 | 1.375 | V |
| ΔV_{OS} | Change in V_{OS} between H and L | | — | — | 50 | mV |
| I_{OSD} | Output short circuit current | $V_{OD} = 0\text{V}$ Driver outputs shorted | — | — | 6 | mA |

LVPECL

The LatticeXP devices support differential LVPECL standard. This standard is emulated using complementary LVC MOS outputs in conjunction with a parallel resistor across the driver outputs. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-3 is one possible solution for point-to-point signals.

Figure 3-3. Differential LVPECL**Table 3-3. LVPECL DC Conditions¹****Over Recommended Operating Conditions**

| Symbol | Description | Typical | Units |
|------------|-----------------------------|---------|-------|
| Z_{OUT} | Output impedance | 100 | ohms |
| R_P | Driver parallel resistor | 187 | ohms |
| R_S | Driver series resistor | 100 | ohms |
| R_T | Receiver termination | 100 | ohms |
| V_{OH} | Output high voltage | 2.03 | V |
| V_{OL} | Output low voltage | 1.27 | V |
| V_{OD} | Output differential voltage | 0.76 | V |
| V_{CM} | Output common mode voltage | 1.65 | V |
| Z_{BACK} | Back impedance | 85.7 | ohms |
| I_{DC} | DC output current | 12.7 | mA |

1. For input buffer, see LVDS table.

For further information on LVPECL, BLVDS and other differential interfaces please see details of additional technical documentation at the end of the data sheet.


RSDS

The LatticeXP devices support differential RSDS standard. This standard is emulated using complementary LVC MOS outputs in conjunction with a parallel resistor across the driver outputs. The RSDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.

LatticeXP Internal Timing Parameters¹

Over Recommended Operating Conditions

| Parameter | Description | -5 | | -4 | | -3 | | Units |
|---|---|-------|------|-------|------|-------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| PFU/PFF Logic Mode Timing | | | | | | | | |
| t _{LUT4_PFU} | LUT4 Delay (A to D Inputs to F Output) | — | 0.28 | — | 0.34 | — | 0.40 | ns |
| t _{LUT6_PFU} | LUT6 Delay (A to D Inputs to OFX Output) | — | 0.44 | — | 0.53 | — | 0.63 | ns |
| t _{LSR_PFU} | Set/Reset to Output of PFU | — | 0.90 | — | 1.08 | — | 1.29 | ns |
| t _{SUM_PFU} | Clock to Mux (M0,M1) Input Setup Time | 0.13 | — | 0.15 | — | 0.19 | — | ns |
| t _{HM_PFU} | Clock to Mux (M0,M1) Input Hold Time | -0.04 | — | -0.03 | — | -0.03 | — | ns |
| t _{SUD_PFU} | Clock to D Input Setup Time | 0.13 | — | 0.16 | — | 0.19 | — | ns |
| t _{HD_PFU} | Clock to D Input Hold Time | -0.03 | — | -0.02 | — | -0.02 | — | ns |
| t _{CK2Q_PFU} | Clock to Q Delay, D-type Register Configuration | — | 0.40 | — | 0.48 | — | 0.58 | ns |
| t _{LE2Q_PFU} | Clock to Q Delay Latch Configuration | — | 0.53 | — | 0.64 | — | 0.76 | ns |
| t _{LD2Q_PFU} | D to Q Throughput Delay when Latch is Enabled | — | 0.55 | — | 0.66 | — | 0.79 | ns |
| PFU Dual Port Memory Mode Timing | | | | | | | | |
| t _{CORAM_PFU} | Clock to Output | — | 0.40 | — | 0.48 | — | 0.58 | ns |
| t _{SUDATA_PFU} | Data Setup Time | -0.18 | — | -0.14 | — | -0.11 | — | ns |
| t _{HDATA_PFU} | Data Hold Time | 0.28 | — | 0.34 | — | 0.40 | — | ns |
| t _{SUADDR_PFU} | Address Setup Time | -0.46 | — | -0.37 | — | -0.30 | — | ns |
| t _{HADDR_PFU} | Address Hold Time | 0.71 | — | 0.85 | — | 1.02 | — | ns |
| t _{SUWREN_PFU} | Write/Read Enable Setup Time | -0.22 | — | -0.17 | — | -0.14 | — | ns |
| t _{HWREN_PFU} | Write/Read Enable Hold Time | 0.33 | — | 0.40 | — | 0.48 | — | ns |
| PIC Timing | | | | | | | | |
| PIO Input/Output Buffer Timing | | | | | | | | |
| t _{IN_PIO} | Input Buffer Delay | — | 0.62 | — | 0.72 | — | 0.85 | ns |
| t _{OUT_PIO} | Output Buffer Delay | — | 2.12 | — | 2.54 | — | 3.05 | ns |
| IOLOGIC Input/Output Timing | | | | | | | | |
| t _{SUI_PIO} | Input Register Setup Time (Data Before Clock) | 1.35 | — | 1.83 | — | 2.37 | — | ns |
| t _{HI_PIO} | Input Register Hold Time (Data After Clock) | 0.05 | — | 0.05 | — | 0.05 | — | ns |
| t _{COO_PIO} | Output Register Clock to Output Delay | — | 0.36 | — | 0.44 | — | 0.52 | ns |
| t _{SUCE_PIO} | Input Register Clock Enable Setup Time | -0.09 | — | -0.07 | — | -0.06 | — | ns |
| t _{HCE_PIO} | Input Register Clock Enable Hold Time | 0.13 | — | 0.16 | — | 0.19 | — | ns |
| t _{SULSR_PIO} | Set/Reset Setup Time | 0.19 | — | 0.23 | — | 0.28 | — | ns |
| t _{HLSR_PIO} | Set/Reset Hold Time | -0.14 | — | -0.11 | — | -0.09 | — | ns |
| EBR Timing | | | | | | | | |
| t _{CO_EBR} | Clock to Output from Address or Data | — | 4.01 | — | 4.81 | — | 5.78 | ns |
| t _{COO_EBR} | Clock to Output from EBR Output Register | — | 0.81 | — | 0.97 | — | 1.17 | ns |
| t _{SUDATA_EBR} | Setup Data to EBR Memory | -0.26 | — | -0.21 | — | -0.17 | — | ns |
| t _{HDATA_EBR} | Hold Data to EBR Memory | 0.41 | — | 0.49 | — | 0.59 | — | ns |
| t _{SUADDR_EBR} | Setup Address to EBR Memory | -0.26 | — | -0.21 | — | -0.17 | — | ns |
| t _{HADDR_EBR} | Hold Address to EBR Memory | 0.41 | — | 0.49 | — | 0.59 | — | ns |
| t _{SUWREN_EBR} | Setup Write/Read Enable to EBR Memory | -0.17 | — | -0.13 | — | -0.11 | — | ns |
| t _{HWREN_EBR} | Hold Write/Read Enable to EBR Memory | 0.26 | — | 0.31 | — | 0.37 | — | ns |
| t _{SUCE_EBR} | Clock Enable Setup Time to EBR Output Register | 0.19 | — | 0.23 | — | 0.28 | — | ns |
| t _{HCE_EBR} | Clock Enable Hold Time to EBR Output Register | -0.13 | — | -0.10 | — | -0.08 | — | ns |

EBR Memory Timing Diagrams**Figure 3-8. Read Mode (Normal)**

Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive of the clock.




Figure 3-9. Read Mode with Input and Output Registers

Figure 3-10. Read Before Write (SP Read/Write on Port A, Input Registers Only)

Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive of the clock.

Figure 3-11. Write Through (SP Read/Write On Port A, Input Registers Only)

Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive of the clock.

LatticeXP Family Timing Adders¹

Over Recommended Operating Conditions

| Buffer Type | Description | -5 | -4 | -3 | Units |
|-------------------------|--------------------------------|------|------|------|-------|
| Input Adjusters | | | | | |
| LVDS25E | LVDS 2.5 Emulated | 0.5 | 0.5 | 0.5 | ns |
| LVDS25 | LVDS | 0.4 | 0.4 | 0.4 | ns |
| BLVDS25 | BLVDS | 0.5 | 0.5 | 0.5 | ns |
| LVPECL33 | LVPECL | 0.6 | 0.6 | 0.6 | ns |
| HSTL18_I | HSTL_18 class I | 0.4 | 0.4 | 0.4 | ns |
| HSTL18_II | HSTL_18 class II | 0.4 | 0.4 | 0.4 | ns |
| HSTL18_III | HSTL_18 class III | 0.4 | 0.4 | 0.4 | ns |
| HSTL18D_I | Differential HSTL 18 class I | 0.4 | 0.4 | 0.4 | ns |
| HSTL18D_II | Differential HSTL 18 class II | 0.4 | 0.4 | 0.4 | ns |
| HSTL18D_III | Differential HSTL 18 class III | 0.4 | 0.4 | 0.4 | ns |
| HSTL15_I | HSTL_15 class I | 0.5 | 0.5 | 0.5 | ns |
| HSTL15_III | HSTL_15 class III | 0.5 | 0.5 | 0.5 | ns |
| HSTL15D_I | Differential HSTL 15 class I | 0.5 | 0.5 | 0.5 | ns |
| HSTL15D_III | Differential HSTL 15 class III | 0.5 | 0.5 | 0.5 | ns |
| SSTL33_I | SSTL_3 class I | 0.6 | 0.6 | 0.6 | ns |
| SSTL33_II | SSTL_3 class II | 0.6 | 0.6 | 0.6 | ns |
| SSTL33D_I | Differential SSTL_3 class I | 0.6 | 0.6 | 0.6 | ns |
| SSTL33D_II | Differential SSTL_3 class II | 0.6 | 0.6 | 0.6 | ns |
| SSTL25_I | SSTL_2 class I | 0.5 | 0.5 | 0.5 | ns |
| SSTL25_II | SSTL_2 class II | 0.5 | 0.5 | 0.5 | ns |
| SSTL25D_I | Differential SSTL_2 class I | 0.5 | 0.5 | 0.5 | ns |
| SSTL25D_II | Differential SSTL_2 class II | 0.5 | 0.5 | 0.5 | ns |
| SSTL18_I | SSTL_18 class I | 0.5 | 0.5 | 0.5 | ns |
| SSTL18D_I | Differential SSTL_18 class I | 0.5 | 0.5 | 0.5 | ns |
| LVTTL33 | LVTTL | 0.2 | 0.2 | 0.2 | ns |
| LVCMOS33 | LVCMOS 3.3 | 0.2 | 0.2 | 0.2 | ns |
| LVCMOS25 | LVCMOS 2.5 | 0.0 | 0.0 | 0.0 | ns |
| LVCMOS18 | LVCMOS 1.8 | 0.1 | 0.1 | 0.1 | ns |
| LVCMOS15 | LVCMOS 1.5 | 0.1 | 0.1 | 0.1 | ns |
| LVCMOS12 | LVCMOS 1.2 | 0.1 | 0.1 | 0.1 | ns |
| PCI33 | PCI | 0.2 | 0.2 | 0.2 | ns |
| Output Adjusters | | | | | |
| LVDS25E | LVDS 2.5 Emulated | 0.3 | 0.3 | 0.3 | ns |
| LVDS25 | LVDS 2.5 | 0.3 | 0.3 | 0.3 | ns |
| BLVDS25 | BLVDS 2.5 | 0.3 | 0.3 | 0.3 | ns |
| LVPECL33 | LVPECL 3.3 | 0.1 | 0.1 | 0.1 | ns |
| HSTL18_I | HSTL_18 class I | 0.1 | 0.1 | 0.1 | ns |
| HSTL18_II | HSTL_18 class II | 0.1 | 0.1 | 0.1 | ns |
| HSTL18_III | HSTL_18 class III | 0.2 | 0.2 | 0.2 | ns |
| HSTL18D_I | Differential HSTL 18 class I | 0.1 | 0.1 | 0.1 | ns |
| HSTL18D_II | Differential HSTL 18 class II | -0.1 | -0.1 | -0.1 | ns |
| HSTL18D_III | Differential HSTL 18 class III | 0.2 | 0.2 | 0.2 | ns |

Signal Descriptions (Cont.)

| Signal Name | I/O | Descriptions |
|--|-----|---|
| Test and Programming (Dedicated pins. Pull-up is enabled on input pins during configuration.) | | |
| TMS | I | Test Mode Select input, used to control the 1149.1 state machine. |
| TCK | I | Test Clock input pin, used to clock the 1149.1 state machine. |
| TDI | I | Test Data in pin, used to load data into device using 1149.1 state machine. After power-up, this TAP port can be activated for configuration by sending appropriate command. (Note: once a configuration port is selected it is locked. Another configuration port cannot be selected until the power-up sequence). |
| TDO | O | Output pin -Test Data out pin used to shift data out of device using 1149.1. |
| V _{CCJ} | — | V _{CCJ} - The power supply pin for JTAG Test Access Port. |
| Configuration Pads (used during sysCONFIG) | | |
| CFG[1:0] | I | Mode pins used to specify configuration modes values latched on rising edge of INITN. During configuration, a pull-up is enabled. |
| INITN | I/O | Open Drain pin - Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled. If CFG1 and CFG0 are high (SDM) then this pin is pulled low. |
| PROGRAMN | I | Initiates configuration sequence when asserted low. This pin always has an active pull-up. |
| DONE | I/O | Open Drain pin - Indicates that the configuration sequence is complete, and the startup sequence is in progress. |
| CCLK | I/O | Configuration Clock for configuring an FPGA in sysCONFIG mode. |
| BUSY | I/O | Generally not used. After configuration it is a user-programmable I/O pin. |
| CSN | I | sysCONFIG chip select (Active low). During configuration, a pull-up is enabled. After configuration it is user a programmable I/O pin. |
| CS1N | I | sysCONFIG chip select (Active Low). During configuration, a pull-up is enabled. After configuration it is user programmable I/O pin |
| WRITEN | I | Write Data on Parallel port (Active low). After configuration it is a user programmable I/O pin |
| D[7:0] | I/O | sysCONFIG Port Data I/O. After configuration these are user programmable I/O pins. |
| DOUT, CSON | O | Output for serial configuration data (rising edge of CCLK) when using sysCONFIG port. After configuration, it is a user-programmable I/O pin. |
| DI | I | Input for serial configuration data (clocked with CCLK) when using sysCONFIG port. During configuration, a pull-up is enabled. After configuration it is a user-programmable I/O pin. |
| SLEEPN ² | I | Sleep Mode pin - Active low sleep pin. ^b When this pin is held high, the device operates normally. ^b When driven low, the device moves into Sleep Mode after a specified time. This pin has a weak internal pull-up, but when not used an external pull-up to V _{CC} is recommended. |
| TOE ³ | I | Test Output Enable tri-states all I/O pins when driven low. This pin has a weak internal pull-up, but when not used an external pull-up to V _{CC} is recommended. |

1. Applies to LFXP10, LFXP15 and LFXP20 only.

2. Applies to LFXP "C" devices only.

3. Applies to LFXP "E" devices only.

Power Supply and NC Connections

| Signals | 100 TQFP | 144 TQFP | 208 PQFP | 256 fpBGA | 388 fpBGA | 484 fpBGA |
|--------------------|--|---|--|---|---|---|
| V _{CC} | 28, 77 | 14, 39, 73, 112 | 19, 35, 53, 80, 107, 151, 158, 182 | D4, D13, E5, E12, M5, M12, N4, N13 | H9, J8, J15, K8, K15, L8, L15, M8, M15, N8, N15, P8, P15, R9 | F10, F13, G9, G10, G13, G14, H8, H15, J7, J16, K6, K7, K16, K17, N6, N7, N16, N17, P7, P16, R8, R15, T9, T10, T13, T14, U10, U13 |
| V _{CCIO0} | 94 | 133 | 189, 199 | F7, F8 | G8, G9, G10, G11, H8 | F11, G11, H10, H11 |
| V _{CCIO1} | 82 | 119 | 167, 177 | F9, F10 | G12, G13, G14, G15, H15 | F12, G12, H12, H13 |
| V _{CCIO2} | 65 | 98 | 140, 149 | G11, H11 | H16, J16, K16, L16 | K15, L15, L16, L17 |
| V _{CCIO3} | 58 | 88 | 115, 125 | J11, K11 | M16, N16, P16, R16 | M15, M16, M17, N15 |
| V _{CCIO4} | 47 | 61, 68 | 87, 97 | L9, L10 | R15, T12, T13, T14, T15 | R12, R13, T12, U12 |
| V _{CCIO5} | 38 | 49 | 64, 74 | L7, L8 | R8, T8, T9, T10, T11 | R10, R11, T11, U11 |
| V _{CCIO6} | 22 | 21 | 28, 41 | J6, K6 | M7, N7, P7, R7 | M6, M7, M8, N8 |
| V _{CCIO7} | 7 | 8 | 13, 23 | G6, H6 | H7, J7, K7, L7 | K8, L6, L7, L8 |
| V _{CCJ} | 73 | 108 | 154 | D16 | E20 | E20 |
| V _{CCP0} | 17 | 19 | 25 | H4 | M2 | L5 |
| V _{CCP1} | 60 | 91 | 128 | J12 | M21 | L18 |
| V _{CCAUX} | 25, 71 | 36, 106 | 50, 152 | E4, E13, M4, M13 | G7, G16, T7, T16 | G7, G8, G15, G16, H7, H16, R7, R16, T7, T8, T15, T16 |
| GND ¹ | 10, 18, 21, 33, 43, 44, 52, 59, 68, 84, 90, 99 | 3, 11, 20, 28, 44, 54, 56, 64, 75, 85, 90, 101, 121, 127, 136 | 5, 7, 16, 26, 38, 47, 49, 59, 69, 79, 82, 92, 106, 109, 118, 121, 127, 130, 135, 143, 163, 172, 181, 184, 194, 207 | A1, A16, F6, F11, G7, G8, G9, G10, H5, H7, H8, H9, H10, J7, J8, J9, J10, J13, K7, K8, K9, K10, L6, L11, T1, T16 | A1, A22, H10, H11, H12, H13, H14, J9, J10, J11, J12, J13, J14, K9, K10, K11, K12, K13, K14, L9, L10, L11, L12, L13, L14, M9, M10, M11, M12, M13, M14, N1, N9, N10, N11, N12, N13, N14, N22, P9, P10, P11, P12, P13, P14, R10, R11, R12, R13, R14, AB1, AB22 | A1, A2, A21, A22, B1, B22, H9, H14, J8, J9, J10, J11, J12, J13, J14, J15, K9, K10, K11, K12, K13, K14, L9, L10, L11, L12, L13, L14, M9, M10, M11, M12, M13, M14, M20, N2, N9, N10, N11, N12, N13, N14, P8, P9, P10, P11, P12, P13, P14, P15, R9, R14, AA1, AA22, AB1, AB2, AB21, AB22 |
| NC ² | — | — | XP3: 27, 33, 34, 129, 133, 134 | — | XP10: C2, C15, C16, C17, D4, D5, D6, D7, D16, D17, E4, E19, W3, W4, W7, W17, W18, W19, W20, Y3, Y15, Y16, AA1, AA2 | XP15: B21, C4, C5, C6, C18, C19, C20, C21, D6, D18, E4, E6, E18, F6, L1, L19, L20, M1, M2, M19, M21, N1, N21, N22, P1, P2, U5, U6, U17, U18, V5, V6, V17, V18, W17, W18, W19, Y3, Y4, Y5 |

1. All grounds must be electrically connected at the board level.

2. NC pins should not be connected to any active signals, V_{CC} or GND.

LFXP3 Logic Signal Connections: 100 TQFP (Cont.)

| Pin Number | Pin Function | Bank | Differential | Dual Function |
|------------|--------------|------|--------------|---------------|
| 88 | PT14B | 1 | - | D7 |
| 89 | PT13B | 0 | C | BUSY |
| 90 | GNDIO0 | 0 | - | - |
| 91 | PT13A | 0 | T | CS1N |
| 92 | PT12B | 0 | C | PCLKC0_0 |
| 93 | PT12A | 0 | T | PCLKT0_0 |
| 94 | VCCIO0 | 0 | - | - |
| 95 | PT9A | 0 | - | DOUT |
| 96 | PT8A | 0 | - | WRITEN |
| 97 | PT6A | 0 | - | DI |
| 98 | PT5A | 0 | - | CSN |
| 99 | GND | - | - | - |
| 100 | CFG0 | 0 | - | - |

1. Applies to LFXP "C" only.

2. Applies to LFXP "E" only.

3. Supports dedicated LVDS outputs.

LFXP3 & LFXP6 Logic Signal Connections: 144 TQFP (Cont.)

| Pin Number | LFXP3 | | | | LFXP6 | | | |
|------------|--------------|------|----------------|----------------|--------------|------|----------------|----------------|
| | Pin Function | Bank | Differential | Dual Function | Pin Function | Bank | Differential | Dual Function |
| 93 | PR9A | 2 | T | PCLKT2_0 | PR12A | 2 | T | PCLKT2_0 |
| 94 | PR8B | 2 | C | RUM0_PLLC_IN_A | PR8B | 2 | C | RUM0_PLLC_IN_A |
| 95 | PR8A | 2 | T | RUM0_PLLT_IN_A | PR8A | 2 | T | RUM0_PLLT_IN_A |
| 96 | PR7B | 2 | C ³ | - | PR7B | 2 | C ³ | - |
| 97 | PR7A | 2 | T ³ | DQS | PR7A | 2 | T ³ | DQS |
| 98 | VCCIO2 | 2 | - | - | VCCIO2 | 2 | - | - |
| 99 | PR6B | 2 | - | VREF1_2 | PR6B | 2 | - | VREF1_2 |
| 100 | PR5A | 2 | - | VREF2_2 | PR5A | 2 | - | VREF2_2 |
| 101 | GNDIO2 | 2 | - | - | GNDIO2 | 2 | - | - |
| 102 | PR3B | 2 | C | RUM0_PLLC_FB_A | PR3B | 2 | C | RUM0_PLLC_FB_A |
| 103 | PR3A | 2 | T | RUM0_PLLT_FB_A | PR3A | 2 | T | RUM0_PLLT_FB_A |
| 104 | PR2B | 2 | C ³ | - | PR2B | 2 | C ³ | - |
| 105 | PR2A | 2 | T ³ | - | PR2A | 2 | T ³ | - |
| 106 | VCCAUX | - | - | - | VCCAUX | - | - | - |
| 107 | TDO | - | - | - | TDO | - | - | - |
| 108 | VCCJ | - | - | - | VCCJ | - | - | - |
| 109 | TDI | - | - | - | TDI | - | - | - |
| 110 | TMS | - | - | - | TMS | - | - | - |
| 111 | TCK | - | - | - | TCK | - | - | - |
| 112 | VCC | - | - | - | VCC | - | - | - |
| 113 | PT25A | 1 | - | VREF1_1 | PT28A | 1 | - | VREF1_1 |
| 114 | PT24A | 1 | - | - | PT27A | 1 | - | - |
| 115 | PT23A | 1 | - | D0 | PT26A | 1 | - | D0 |
| 116 | PT22B | 1 | C | D1 | PT25B | 1 | C | D1 |
| 117 | PT22A | 1 | T | VREF2_1 | PT25A | 1 | T | VREF2_1 |
| 118 | PT21A | 1 | - | D2 | PT24A | 1 | - | D2 |
| 119 | VCCIO1 | 1 | - | - | VCCIO1 | 1 | - | - |
| 120 | PT20B | 1 | - | D3 | PT23B | 1 | - | D3 |
| 121 | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - |
| 122 | PT17A | 1 | - | D4 | PT20A | 1 | - | D4 |
| 123 | PT16A | 1 | - | D5 | PT19A | 1 | - | D5 |
| 124 | PT15B | 1 | C | D6 | PT18B | 1 | C | D6 |
| 125 | PT15A | 1 | T | - | PT18A | 1 | T | - |
| 126 | PT14B | 1 | - | D7 | PT17B | 1 | - | D7 |
| 127 | GND | - | - | - | GND | - | - | - |
| 128 | PT13B | 0 | C | BUSY | PT16B | 0 | C | BUSY |
| 129 | PT13A | 0 | T | CS1N | PT16A | 0 | T | CS1N |
| 130 | PT12B | 0 | C | PCLKC0_0 | PT15B | 0 | C | PCLKC0_0 |
| 131 | PT12A | 0 | T | PCLKT0_0 | PT15A | 0 | T | PCLKT0_0 |
| 132 | PT11B | 0 | C | - | PT14B | 0 | C | - |
| 133 | VCCIO0 | 0 | - | - | VCCIO0 | 0 | - | - |
| 134 | PT11A | 0 | T | DQS | PT14A | 0 | T | DQS |
| 135 | PT9A | 0 | - | DOUT | PT12A | 0 | - | DOUT |
| 136 | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| 137 | PT8A | 0 | - | WRITEN | PT11A | 0 | - | WRITEN |
| 138 | PT7A | 0 | - | VREF1_0 | PT10A | 0 | - | VREF1_0 |

LFXP15 & LFXP20 Logic Signal Connections: 256 fpBGA (Cont.)

| Ball Number | LFXP15 | | | | LFXP20 | | | |
|-------------|---------------|------|--------------|----------------|---------------|------|--------------|----------------|
| | Ball Function | Bank | Differential | Dual Function | Ball Function | Bank | Differential | Dual Function |
| T7 | PB23B | 5 | C | - | PB27B | 5 | C | - |
| - | GNDIO5 | 5 | - | - | GNDIO5 | 5 | - | - |
| P8 | PB24A | 5 | T | - | PB28A | 5 | T | - |
| T8 | PB24B | 5 | C | - | PB28B | 5 | C | - |
| R8 | PB25A | 5 | T | - | PB29A | 5 | T | - |
| T9 | PB25B | 5 | C | - | PB29B | 5 | C | - |
| R9 | PB26A | 4 | T | - | PB30A | 4 | T | - |
| P9 | PB26B | 4 | C | - | PB30B | 4 | C | - |
| T10 | PB27A | 4 | T | PCLKT4_0 | PB31A | 4 | T | PCLKT4_0 |
| T11 | PB27B | 4 | C | PCLKC4_0 | PB31B | 4 | C | PCLKC4_0 |
| - | GNDIO4 | 4 | - | - | GNDIO4 | 4 | - | - |
| R10 | PB28A | 4 | T | - | PB32A | 4 | T | - |
| P10 | PB28B | 4 | C | - | PB32B | 4 | C | - |
| N9 | PB29A | 4 | - | - | PB33A | 4 | - | - |
| M9 | PB30B | 4 | - | - | PB34B | 4 | - | - |
| R12 | PB31A | 4 | T | DQS | PB35A | 4 | T | DQS |
| T12 | PB31B | 4 | C | VREF1_4 | PB35B | 4 | C | VREF1_4 |
| P13 | PB32A | 4 | T | - | PB36A | 4 | T | - |
| R13 | PB32B | 4 | C | - | PB36B | 4 | C | - |
| M11 | PB33A | 4 | T | - | PB37A | 4 | T | - |
| - | GNDIO4 | 4 | - | - | GNDIO4 | 4 | - | - |
| N11 | PB33B | 4 | C | - | PB37B | 4 | C | - |
| N10 | PB34A | 4 | T | - | PB38A | 4 | T | - |
| M10 | PB34B | 4 | C | - | PB38B | 4 | C | - |
| T13 | PB35A | 4 | T | - | PB39A | 4 | T | - |
| P14 | PB35B | 4 | C | - | PB39B | 4 | C | - |
| R11 | PB36A | 4 | T | VREF2_4 | PB40A | 4 | T | VREF2_4 |
| P12 | PB36B | 4 | C | - | PB40B | 4 | C | - |
| T14 | PB37A | 4 | - | - | PB41A | 4 | - | - |
| R14 | PB38B | 4 | - | - | PB42B | 4 | - | - |
| - | GNDIO4 | 4 | - | - | GNDIO4 | 4 | - | - |
| P11 | PB39A | 4 | T | DQS | PB43A | 4 | T | DQS |
| N12 | PB39B | 4 | C | - | PB43B | 4 | C | - |
| T15 | PB40A | 4 | T | - | PB44A | 4 | T | - |
| R15 | PB40B | 4 | C | - | PB44B | 4 | C | - |
| - | GNDIO4 | 4 | - | - | GNDIO4 | 4 | - | - |
| - | GNDIO4 | 4 | - | - | GNDIO4 | 4 | - | - |
| - | GNDIO4 | 4 | - | - | GNDIO4 | 4 | - | - |
| - | GNDIO3 | 3 | - | - | GNDIO3 | 3 | - | - |
| - | GNDIO3 | 3 | - | - | GNDIO3 | 3 | - | - |
| P15 | PR38B | 3 | C | RLM0_PLLC_FB_A | PR42B | 3 | C | RLM0_PLLC_FB_A |
| N15 | PR38A | 3 | T | RLM0_PLLT_FB_A | PR42A | 3 | T | RLM0_PLLT_FB_A |

LFXP15 & LFXP20 Logic Signal Connections: 256 fpBGA (Cont.)

| Ball Number | LFXP15 | | | | LFXP20 | | | |
|-------------|---------------|------|--------------|---------------|---------------|------|--------------|---------------|
| | Ball Function | Bank | Differential | Dual Function | Ball Function | Bank | Differential | Dual Function |
| G10 | GND | - | - | - | GND | - | - | - |
| G7 | GND | - | - | - | GND | - | - | - |
| G8 | GND | - | - | - | GND | - | - | - |
| G9 | GND | - | - | - | GND | - | - | - |
| H10 | GND | - | - | - | GND | - | - | - |
| H7 | GND | - | - | - | GND | - | - | - |
| H8 | GND | - | - | - | GND | - | - | - |
| H9 | GND | - | - | - | GND | - | - | - |
| J10 | GND | - | - | - | GND | - | - | - |
| J7 | GND | - | - | - | GND | - | - | - |
| J8 | GND | - | - | - | GND | - | - | - |
| J9 | GND | - | - | - | GND | - | - | - |
| K10 | GND | - | - | - | GND | - | - | - |
| K7 | GND | - | - | - | GND | - | - | - |
| K8 | GND | - | - | - | GND | - | - | - |
| K9 | GND | - | - | - | GND | - | - | - |
| L11 | GND | - | - | - | GND | - | - | - |
| L6 | GND | - | - | - | GND | - | - | - |
| T1 | GND | - | - | - | GND | - | - | - |
| T16 | GND | - | - | - | GND | - | - | - |
| D13 | VCC | - | - | - | VCC | - | - | - |
| D4 | VCC | - | - | - | VCC | - | - | - |
| E12 | VCC | - | - | - | VCC | - | - | - |
| E5 | VCC | - | - | - | VCC | - | - | - |
| M12 | VCC | - | - | - | VCC | - | - | - |
| M5 | VCC | - | - | - | VCC | - | - | - |
| N13 | VCC | - | - | - | VCC | - | - | - |
| N4 | VCC | - | - | - | VCC | - | - | - |
| E13 | VCCAUX | - | - | - | VCCAUX | - | - | - |
| E4 | VCCAUX | - | - | - | VCCAUX | - | - | - |
| M13 | VCCAUX | - | - | - | VCCAUX | - | - | - |
| M4 | VCCAUX | - | - | - | VCCAUX | - | - | - |
| F7 | VCCIO0 | 0 | - | - | VCCIO0 | 0 | - | - |
| F8 | VCCIO0 | 0 | - | - | VCCIO0 | 0 | - | - |
| F10 | VCCIO1 | 1 | - | - | VCCIO1 | 1 | - | - |
| F9 | VCCIO1 | 1 | - | - | VCCIO1 | 1 | - | - |
| G11 | VCCIO2 | 2 | - | - | VCCIO2 | 2 | - | - |
| H11 | VCCIO2 | 2 | - | - | VCCIO2 | 2 | - | - |
| J11 | VCCIO3 | 3 | - | - | VCCIO3 | 3 | - | - |
| K11 | VCCIO3 | 3 | - | - | VCCIO3 | 3 | - | - |
| L10 | VCCIO4 | 4 | - | - | VCCIO4 | 4 | - | - |
| L9 | VCCIO4 | 4 | - | - | VCCIO4 | 4 | - | - |

LFXP10, LFXP15 & LFXP20 Logic Signal Connections: 388 fpBGA (Cont.)

| Ball Number | LFXP10 | | | | LFXP15 | | | | LFXP20 | | | |
|-------------|---------------|------|-------|---------------|---------------|------|-------|---------------|---------------|------|-------|---------------|
| | Ball Function | Bank | Diff. | Dual Function | Ball Function | Bank | Diff. | Dual Function | Ball Function | Bank | Diff. | Dual Function |
| C20 | PT38A | 1 | T | - | PT43A | 1 | T | - | PT47A | 1 | T | - |
| C21 | PT37B | 1 | C | - | PT42B | 1 | C | - | PT46B | 1 | C | - |
| C22 | PT37A | 1 | T | - | PT42A | 1 | T | - | PT46A | 1 | T | - |
| B22 | PT36B | 1 | C | - | PT41B | 1 | C | - | PT45B | 1 | C | - |
| A21 | PT36A | 1 | T | - | PT41A | 1 | T | - | PT45A | 1 | T | - |
| D15 | PT35B | 1 | C | - | PT40B | 1 | C | - | PT44B | 1 | C | - |
| D14 | PT35A | 1 | T | - | PT40A | 1 | T | - | PT44A | 1 | T | - |
| B21 | PT34B | 1 | C | VREF1_1 | PT39B | 1 | C | VREF1_1 | PT43B | 1 | C | VREF1_1 |
| - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - |
| A20 | PT34A | 1 | T | DQS | PT39A | 1 | T | DQS | PT43A | 1 | T | DQS |
| B20 | PT33B | 1 | - | - | PT38B | 1 | - | - | PT42B | 1 | - | - |
| A19 | PT32A | 1 | - | - | PT37A | 1 | - | - | PT41A | 1 | - | - |
| B19 | PT31B | 1 | C | - | PT36B | 1 | C | - | PT40B | 1 | C | - |
| A18 | PT31A | 1 | T | - | PT36A | 1 | T | - | PT40A | 1 | T | - |
| C14 | PT30B | 1 | C | - | PT35B | 1 | C | - | PT39B | 1 | C | - |
| C13 | PT30A | 1 | T | D0 | PT35A | 1 | T | D0 | PT39A | 1 | T | D0 |
| B18 | PT29B | 1 | C | D1 | PT34B | 1 | C | D1 | PT38B | 1 | C | D1 |
| A17 | PT29A | 1 | T | VREF2_1 | PT34A | 1 | T | VREF2_1 | PT38A | 1 | T | VREF2_1 |
| B17 | PT28B | 1 | C | - | PT33B | 1 | C | - | PT37B | 1 | C | - |
| A16 | PT28A | 1 | T | D2 | PT33A | 1 | T | D2 | PT37A | 1 | T | D2 |
| - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - |
| B16 | PT27B | 1 | C | D3 | PT32B | 1 | C | D3 | PT36B | 1 | C | D3 |
| A15 | PT27A | 1 | T | - | PT32A | 1 | T | - | PT36A | 1 | T | - |
| B15 | PT26B | 1 | C | - | PT31B | 1 | C | - | PT35B | 1 | C | - |
| A14 | PT26A | 1 | T | DQS | PT31A | 1 | T | DQS | PT35A | 1 | T | DQS |
| D13 | PT25B | 1 | - | - | PT30B | 1 | - | - | PT34B | 1 | - | - |
| D12 | PT24A | 1 | - | D4 | PT29A | 1 | - | D4 | PT33A | 1 | - | D4 |
| B14 | PT23B | 1 | C | - | PT28B | 1 | C | - | PT32B | 1 | C | - |
| A13 | PT23A | 1 | T | D5 | PT28A | 1 | T | D5 | PT32A | 1 | T | D5 |
| - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - |
| B13 | PT22B | 1 | C | D6 | PT27B | 1 | C | D6 | PT31B | 1 | C | D6 |
| A12 | PT22A | 1 | T | - | PT27A | 1 | T | - | PT31A | 1 | T | - |
| B12 | PT21B | 1 | C | D7 | PT26B | 1 | C | D7 | PT30B | 1 | C | D7 |
| C12 | PT21A | 1 | T | - | PT26A | 1 | T | - | PT30A | 1 | T | - |
| C11 | PT20B | 0 | C | BUSY | PT25B | 0 | C | BUSY | PT29B | 0 | C | BUSY |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| B11 | PT20A | 0 | T | CS1N | PT25A | 0 | T | CS1N | PT29A | 0 | T | CS1N |
| A11 | PT19B | 0 | C | PCLKC0_0 | PT24B | 0 | C | PCLKC0_0 | PT28B | 0 | C | PCLKC0_0 |
| A10 | PT19A | 0 | T | PCLKT0_0 | PT24A | 0 | T | PCLKT0_0 | PT28A | 0 | T | PCLKT0_0 |
| B10 | PT18B | 0 | C | - | PT23B | 0 | C | - | PT27B | 0 | C | - |
| B9 | PT18A | 0 | T | DQS | PT23A | 0 | T | DQS | PT27A | 0 | T | DQS |
| D11 | PT17B | 0 | - | - | PT22B | 0 | - | - | PT26B | 0 | - | - |
| D10 | PT16A | 0 | - | DOUT | PT21A | 0 | - | DOUT | PT25A | 0 | - | DOUT |
| A9 | PT15B | 0 | C | - | PT20B | 0 | C | - | PT24B | 0 | C | - |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| C8 | PT15A | 0 | T | WRITEN | PT20A | 0 | T | WRITEN | PT24A | 0 | T | WRITEN |
| B8 | PT14B | 0 | C | - | PT19B | 0 | C | - | PT23B | 0 | C | - |
| A8 | PT14A | 0 | T | VREF1_0 | PT19A | 0 | T | VREF1_0 | PT23A | 0 | T | VREF1_0 |
| C7 | PT13B | 0 | C | - | PT18B | 0 | C | - | PT22B | 0 | C | - |

LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

| Ball Number | LFXP15 | | | | LFXP20 | | | |
|-------------|---------------------------------------|------|----------------|---------------|---------------------------------------|------|----------------|---------------|
| | Ball Function | Bank | Differential | Dual Function | Ball Function | Bank | Differential | Dual Function |
| T6 | PL41A | 6 | T | - | PL45A | 6 | T | - |
| T5 | PL41B | 6 | C | - | PL45B | 6 | C | - |
| - | GNDIO6 | 6 | - | - | GNDIO6 | 6 | - | - |
| U3 | PL42A | 6 | T ³ | - | PL46A | 6 | T ³ | - |
| U4 | PL42B | 6 | C ³ | - | PL46B | 6 | C ³ | - |
| V4 | PL43A | 6 | - | - | PL47A | 6 | - | - |
| W4 | SLEEPN ¹ /TOE ² | - | - | - | SLEEPN ¹ /TOE ² | - | - | - |
| W5 | INITN | 5 | - | - | INITN | 5 | - | - |
| Y3 | - | - | - | - | PB3B | 5 | - | - |
| - | GNDIO5 | 5 | - | - | GNDIO5 | 5 | - | - |
| U5 | - | - | - | - | PB4A | 5 | T | - |
| V5 | - | - | - | - | PB4B | 5 | C | - |
| Y4 | - | - | - | - | PB5A | 5 | T | - |
| Y5 | - | - | - | - | PB5B | 5 | C | - |
| V6 | - | - | - | - | PB6A | 5 | T | - |
| - | GNDIO5 | 5 | - | - | GNDIO5 | 5 | - | - |
| U6 | - | - | - | - | PB6B | 5 | C | - |
| W6 | PB3A | 5 | T | - | PB7A | 5 | T | - |
| Y6 | PB3B | 5 | C | - | PB7B | 5 | C | - |
| AA2 | PB4A | 5 | T | - | PB8A | 5 | T | - |
| AA3 | PB4B | 5 | C | - | PB8B | 5 | C | - |
| V7 | PB5A | 5 | - | - | PB9A | 5 | - | - |
| U7 | PB6B | 5 | - | - | PB10B | 5 | - | - |
| Y7 | PB7A | 5 | T | DQS | PB11A | 5 | T | DQS |
| W7 | PB7B | 5 | C | - | PB11B | 5 | C | - |
| AA4 | PB8A | 5 | T | - | PB12A | 5 | T | - |
| - | GNDIO5 | 5 | - | - | GNDIO5 | 5 | - | - |
| AA5 | PB8B | 5 | C | - | PB12B | 5 | C | - |
| AB3 | PB9A | 5 | T | - | PB13A | 5 | T | - |
| AB4 | PB9B | 5 | C | - | PB13B | 5 | C | - |
| AA6 | PB10A | 5 | T | - | PB14A | 5 | T | - |
| AA7 | PB10B | 5 | C | - | PB14B | 5 | C | - |
| U8 | PB11A | 5 | T | - | PB15A | 5 | T | - |
| V8 | PB11B | 5 | C | - | PB15B | 5 | C | - |
| Y8 | PB12A | 5 | T | VREF1_5 | PB16A | 5 | T | VREF1_5 |
| - | GNDIO5 | 5 | - | - | GNDIO5 | 5 | - | - |
| W8 | PB12B | 5 | C | - | PB16B | 5 | C | - |
| V9 | PB13A | 5 | - | - | PB17A | 5 | - | - |
| U9 | PB14B | 5 | - | - | PB18B | 5 | - | - |
| Y9 | PB15A | 5 | T | DQS | PB19A | 5 | T | DQS |
| W9 | PB15B | 5 | C | - | PB19B | 5 | C | - |

Industrial (Cont.)

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP10C-3FN388I | 244 | 1.8/2.5/3.3V | -3 | fpBGA | 388 | IND | 9.7K |
| LFXP10C-4FN388I | 244 | 1.8/2.5/3.3V | -4 | fpBGA | 388 | IND | 9.7K |
| LFXP10C-3FN256I | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | IND | 9.7K |
| LFXP10C-4FN256I | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | IND | 9.7K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP15C-3FN484I | 300 | 1.8/2.5/3.3V | -3 | fpBGA | 484 | IND | 15.5K |
| LFXP15C-4FN484I | 300 | 1.8/2.5/3.3V | -4 | fpBGA | 484 | IND | 15.5K |
| LFXP15C-3FN388I | 268 | 1.8/2.5/3.3V | -3 | fpBGA | 388 | IND | 15.5K |
| LFXP15C-4FN388I | 268 | 1.8/2.5/3.3V | -4 | fpBGA | 388 | IND | 15.5K |
| LFXP15C-3FN256I | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | IND | 15.5K |
| LFXP15C-4FN256I | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | IND | 15.5K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP20C-3FN484I | 340 | 1.8/2.5/3.3V | -3 | fpBGA | 484 | IND | 19.7K |
| LFXP20C-4FN484I | 340 | 1.8/2.5/3.3V | -4 | fpBGA | 484 | IND | 19.7K |
| LFXP20C-3FN388I | 268 | 1.8/2.5/3.3V | -3 | fpBGA | 388 | IND | 19.7K |
| LFXP20C-4FN388I | 268 | 1.8/2.5/3.3V | -4 | fpBGA | 388 | IND | 19.7K |
| LFXP20C-3FN256I | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | IND | 19.7K |
| LFXP20C-4FN256I | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | IND | 19.7K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP3E-3QN208I | 136 | 1.2V | -3 | PQFP | 208 | IND | 3.1K |
| LFXP3E-4QN208I | 136 | 1.2V | -4 | PQFP | 208 | IND | 3.1K |
| LFXP3E-3TN144I | 100 | 1.2V | -3 | TQFP | 144 | IND | 3.1K |
| LFXP3E-4TN144I | 100 | 1.2V | -4 | TQFP | 144 | IND | 3.1K |
| LFXP3E-3TN100I | 62 | 1.2V | -3 | TQFP | 100 | IND | 3.1K |
| LFXP3E-4TN100I | 62 | 1.2V | -4 | TQFP | 100 | IND | 3.1K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP6E-3FN256I | 188 | 1.2V | -3 | fpBGA | 256 | IND | 5.8K |
| LFXP6E-4FN256I | 188 | 1.2V | -4 | fpBGA | 256 | IND | 5.8K |
| LFXP6E-3QN208I | 142 | 1.2V | -3 | PQFP | 208 | IND | 5.8K |
| LFXP6E-4QN208I | 142 | 1.2V | -4 | PQFP | 208 | IND | 5.8K |
| LFXP6E-3TN144I | 100 | 1.2V | -3 | TQFP | 144 | IND | 5.8K |
| LFXP6E-4TN144I | 100 | 1.2V | -4 | TQFP | 144 | IND | 5.8K |