

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)


Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 3000 |
| Total RAM Bits | 55296 |
| Number of I/O | 136 |
| Number of Gates | - |
| Voltage - Supply | 1.71V ~ 3.465V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 208-BFQFP |
| Supplier Device Package | 208-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp3c-4q208c |

Figure 2-1. LatticeXP Top Level Block Diagram

PFU and PFF Blocks

The core of the LatticeXP devices consists of PFU and PFF blocks. The PFUs can be programmed to perform Logic, Arithmetic, Distributed RAM and Distributed ROM functions. PFF blocks can be programmed to perform Logic, Arithmetic and ROM functions. Except where necessary, the remainder of the data sheet will use the term PFU to refer to both PFU and PFF blocks.

Each PFU block consists of four interconnected slices, numbered 0-3 as shown in Figure 2-2. All the interconnections to and from PFU blocks are from routing. There are 53 inputs and 25 outputs associated with each PFU block.



Figure 2-2. PFU Diagram

Figure 2-5. Primary Clock Sources

Note: Smaller devices have two PLLs.

Secondary Clock Sources

LatticeXP devices have four secondary clock resources per quadrant. The secondary clock branches are tapped at every PFU. These secondary clock networks can also be used for controls and high fanout data. These secondary clocks are derived from four clock input pads and 16 routing signals as shown in Figure 2-6.

in selected blocks the input to the DQS delay block. If one of the bypass options is not chosen, the signal first passes through an optional delay block. This delay, if selected, ensures no positive input-register hold-time requirement when using a global clock.

The input block allows two modes of operation. In the single data rate (SDR) the data is registered, by one of the registers in the single data rate sync register block, with the system clock. In the DDR Mode two registers are used to sample the data on the positive and negative edges of the DQS signal creating two data streams, D0 and D2. These two data streams are synchronized with the system clock before entering the core. Further discussion on this topic is in the DDR Memory section of this data sheet.

Figure 2-21 shows the input register waveforms for DDR operation and Figure 2-22 shows the design tool primitives. The SDR/SYNC registers have reset and clock enable available.

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred from the DQS to the system clock domain. For further discussion of this topic, see the DDR memory section of this data sheet.

Figure 2-20. Input Register Diagram








Figure 2-23. Output Register Block**Figure 2-24. ODDRXB Primitive****Tristate Register Block**

The tristate register block provides the ability to register tri-state control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation and an additional latch for DDR operation. Figure 2-25 shows the diagram of the Tristate Register Block.

In SDR mode, ONEG1 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured a D-type or latch. In DDR mode, ONEG1 is fed into one register on the positive edge of the clock and OPOS1 is latched. A multiplexer running off the same clock selects the correct register for feeding to the output (D0).

Figure 2-26. DQS Local Bus**Figure 2-27. DLL Calibration Bus and DQS/DQS Transition Distribution**

Supply Current (Standby)^{1, 2, 3, 4}

Over Recommended Operating Conditions

| Symbol | Parameter | Device | Typ. ⁵ | Units |
|-------------|--|-----------|-------------------|-------|
| I_{CC} | Core Power Supply | LFXP3E | 15 | mA |
| | | LFXP6E | 20 | mA |
| | | LFXP10E | 35 | mA |
| | | LFXP15E | 45 | mA |
| | | LFXP20E | 55 | mA |
| | | LFXP3C | 35 | mA |
| | | LFXP6C | 40 | mA |
| | | LFXP10C | 70 | mA |
| | | LFXP15C | 80 | mA |
| | | LFXP20C | 90 | mA |
| I_{CCP} | PLL Power Supply (per PLL) | All | 8 | mA |
| I_{CCAUX} | Auxiliary Power Supply $V_{CCAUX} = 3.3V$ | LFXP3E/C | 22 | mA |
| | | LFXP6E/C | 22 | mA |
| | | LFXP10E/C | 30 | mA |
| | | LFXP15E/C | 30 | mA |
| | | LFXP20E/C | 30 | mA |
| I_{CCIO} | Bank Power Supply ⁶ | All | 2 | mA |
| I_{CCJ} | V_{CCJ} Power Supply | All | 1 | mA |

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.
2. Assumes all outputs are tristated, all inputs are configured as LVCMS and held at the VCCIO or GND.
3. Frequency 0MHz.
4. User pattern: blank.
5. $T_A=25^\circ C$, power supplies at nominal voltage.
6. Per bank.

Initialization Supply Current^{1, 2, 3, 4, 5, 6}

Over Recommended Operating Conditions

| Symbol | Parameter | Device | Typ. ⁷ | Units |
|-------------|--|-----------|-------------------|-------|
| I_{CC} | Core Power Supply | LFXP3E | 40 | mA |
| | | LFXP6E | 50 | mA |
| | | LFXP10E | 110 | mA |
| | | LFXP15E | 140 | mA |
| | | LFXP20E | 250 | mA |
| | | LFXP3C | 60 | mA |
| | | LFXP6C | 70 | mA |
| | | LFXP10C | 150 | mA |
| | | LFXP15C | 180 | mA |
| | | LFXP20C | 290 | mA |
| I_{CCAUX} | Auxiliary Power Supply $V_{CCAUX} = 3.3V$ | LFXP3E/C | 50 | mA |
| | | LFXP6E/C | 60 | mA |
| | | LFXP10E/C | 90 | mA |
| | | LFXP15 /C | 110 | mA |
| | | LFXP20E/C | 130 | mA |
| I_{CCJ} | V_{CCJ} Power Supply | All | 2 | mA |

1. Until DONE signal is active.
2. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.
3. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the V_{CCIO} or GND.
4. Frequency 0MHz.
5. Typical user pattern.
6. Assume normal bypass capacitor/decoupling capacitor across the supply.
7. $T_A=25^\circ C$, power supplies at nominal voltage.

Programming and Erase Flash Supply Current^{1, 2, 3, 4, 5}

| Symbol | Parameter | Device | Typ ⁶ | Units |
|--------------------|---|-----------|------------------|-------|
| I _{CC} | Core Power Supply | LFXP3E | 30 | mA |
| | | LFXP6E | 40 | mA |
| | | LFXP10E | 50 | mA |
| | | LFXP15E | 60 | mA |
| | | LFXP20E | 70 | mA |
| | | LFXP3C | 50 | mA |
| | | LFXP6C | 60 | mA |
| | | LFXP10C | 90 | mA |
| | | LFXP15C | 100 | mA |
| | | LFXP20C | 110 | mA |
| I _{CCAUX} | Auxiliary Power Supply V _{CCAUX} = 3.3V | LFXP3E/C | 50 | mA |
| | | LFXP6E/C | 60 | mA |
| | | LFXP10E/C | 90 | mA |
| | | LFXP15E/C | 110 | mA |
| | | LFXP20E/C | 130 | mA |
| I _{CCJ} | V _{CCJ} Power Supply ⁷ | All | 2 | mA |

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.
2. Assumes all outputs are tristated, all inputs are configured as LVC MOS and held at the V_{CCIO} or GND.
3. Blank user pattern; typical Flash pattern.
4. Bypass or decoupling capacitor across the supply.
5. JTAG programming is at 1MHz.
6. T_A=25°C, power supplies at nominal voltage.
7. When programming via JTAG.

sysCLOCK PLL Timing

Over Recommended Operating Conditions

| Parameter | Descriptions | Conditions | Min. | Typ. | Max. | Units |
|---------------------------|---------------------------------------|---|-------|------|---------|-------|
| f_{IN} | Input Clock Frequency (CLKI, CLKFB) | | 25 | — | 375 | MHz |
| f_{OUT} | Output Clock Frequency (CLKOP, CLKOS) | | 25 | — | 375 | MHz |
| f_{OUT2} | K-Divider Output Frequency (CLKOK) | | 0.195 | — | 187.5 | MHz |
| f_{VCO} | PLL VCO Frequency | | 375 | — | 750 | MHz |
| f_{PFD} | Phase Detector Input Frequency | | 25 | — | — | MHz |
| AC Characteristics | | | | | | |
| t_{DT} | Output Clock Duty Cycle | Default duty cycle elected ³ | 45 | 50 | 55 | % |
| t_{PH}^4 | Output Phase Accuracy | | — | — | 0.05 | UI |
| t_{OPJIT}^1 | Output Clock Period Jitter | $f_{OUT} \geq 100\text{MHz}$ | — | — | +/- 125 | ps |
| | | $f_{OUT} < 100\text{MHz}$ | — | — | 0.02 | UIPP |
| t_{SK} | Input Clock to Output Clock Skew | Divider ratio = integer | — | — | +/- 200 | ps |
| t_W | Output Clock Pulse Width | At 90% or 10% ³ | 1 | — | — | ns |
| t_{LOCK}^2 | PLL Lock-in Time | | — | — | 150 | us |
| t_{PA} | Programmable Delay Unit | | 100 | 250 | 400 | ps |
| t_{IPJIT} | Input Clock Period Jitter | | — | — | +/- 200 | ps |
| t_{FBKDLY} | External Feedback Delay | | — | — | 10 | ns |
| t_{HI} | Input Clock High Time | 90% to 90% | 0.5 | — | — | ns |
| t_{LO} | Input Clock Low Time | 10% to 10% | 0.5 | — | — | ns |
| t_{RST} | RST Pulse Width | | 10 | — | — | ns |

1. Jitter sample is taken over 10,000 samples of the primary PLL output with clean reference clock.

2. Output clock is valid after t_{LOCK} for PLL reset and dynamic delay adjustment.


3. Using LVDS output buffers.

4. As compared to CLKOP output.

Timing v.F0.11

LatticeXP “C” Sleep Mode Timing

| Parameter | Descriptions | Min. | Typ. | Max. | Units | |
|---------------|---|--------|------|------|-------|----|
| t_{PWRDN} | SLEEPN Low to I/O Tristate | — | 20 | 32 | ns | |
| t_{PWRUP} | SLEEPN High to Power Up | LFXP3 | — | 1.4 | 2.1 | ms |
| | | LFXP6 | — | 1.7 | 2.4 | ms |
| | | LFXP10 | — | 1.1 | 1.8 | ms |
| | | LFXP15 | — | 1.4 | 2.1 | ms |
| | | LFXP20 | — | 1.7 | 2.4 | ms |
| $t_{WSLEEPN}$ | SLEEPN Pulse Width to Initiate Sleep Mode | 400 | — | — | ns | |
| t_{WAWAKE} | SLEEPN Pulse Rejection | — | — | 120 | ns | |



LFXP3 Logic Signal Connections: 100 TQFP

| Pin Number | Pin Function | Bank | Differential | Dual Function |
|------------|---------------------------------------|------|----------------|----------------|
| 1 | CFG1 | 0 | - | - |
| 2 | DONE | 0 | - | - |
| 3 | PROGRAMN | 7 | - | - |
| 4 | CCLK | 7 | - | - |
| 5 | PL3A | 7 | T | LUM0_PLLT_FB_A |
| 6 | PL3B | 7 | C | LUM0_PLLC_FB_A |
| 7 | VCCIO7 | 7 | - | - |
| 8 | PL5A | 7 | - | VREF1_7 |
| 9 | PL6B | 7 | - | VREF2_7 |
| 10 | GNDIO7 | 7 | - | - |
| 11 | PL7A | 7 | T ³ | DQS |
| 12 | PL7B | 7 | C ³ | - |
| 13 | PL8A | 7 | T | LUM0_PLLT_IN_A |
| 14 | PL8B | 7 | C | LUM0_PLLC_IN_A |
| 15 | PL9A | 7 | T ³ | - |
| 16 | PL9B | 7 | C ³ | - |
| 17 | VCCP0 | - | - | - |
| 18 | GNDP0 | - | - | - |
| 19 | PL12A | 6 | T | PCLKT6_0 |
| 20 | PL12B | 6 | C | PCLKC6_0 |
| 21 | GNDIO6 | 6 | - | - |
| 22 | VCCIO6 | 6 | - | - |
| 23 | PL18A | 6 | T ³ | - |
| 24 | PL18B | 6 | C ³ | - |
| 25 | VCCAUX | - | - | - |
| 26 | SLEEPN ¹ /TOE ² | - | - | - |
| 27 | INITN | 5 | - | - |
| 28 | VCC | - | - | - |
| 29 | PB2B | 5 | - | VREF1_5 |
| 30 | PB5B | 5 | - | VREF2_5 |
| 31 | PB8A | 5 | T | - |
| 32 | PB8B | 5 | C | - |
| 33 | GNDIO5 | 5 | - | - |
| 34 | PB9A | 5 | - | - |
| 35 | PB10B | 5 | - | - |
| 36 | PB11A | 5 | T | DQS |
| 37 | PB11B | 5 | C | - |
| 38 | VCCIO5 | 5 | - | - |
| 39 | PB12A | 5 | T | - |
| 40 | PB12B | 5 | C | - |
| 41 | PB13A | 5 | T | - |
| 42 | PB13B | 5 | C | - |
| 43 | GND | - | - | - |

LFXP3 & LFXP6 Logic Signal Connections: 208 PQFP (Cont.)

| Pin Number | LFXP3 | | | | LFXP6 | | | |
|------------|--------------|------|----------------|----------------|--------------|------|----------------|----------------|
| | Pin Function | Bank | Differential | Dual Function | Pin Function | Bank | Differential | Dual Function |
| 93 | PB19B | 4 | C | VREF1_4 | PB22B | 4 | C | VREF1_4 |
| 94 | PB20A | 4 | T | - | PB23A | 4 | T | - |
| 95 | PB20B | 4 | C | - | PB23B | 4 | C | - |
| 96 | PB21A | 4 | T | - | PB24A | 4 | T | - |
| 97 | VCCIO4 | 4 | - | - | VCCIO4 | 4 | - | - |
| 98 | PB21B | 4 | C | - | PB24B | 4 | C | - |
| 99 | PB22A | 4 | T | - | PB25A | 4 | T | - |
| 100 | PB22B | 4 | C | - | PB25B | 4 | C | - |
| 101 | PB23A | 4 | T | - | PB26A | 4 | T | - |
| 102 | PB23B | 4 | C | - | PB26B | 4 | C | - |
| 103 | PB24A | 4 | T | VREF2_4 | PB27A | 4 | - | VREF2_4 |
| 104 | PB24B | 4 | C | - | PB30A | 4 | T | DQS |
| 105 | PB25A | 4 | - | - | PB30B | 4 | C | - |
| 106 | GND | - | - | - | GND | - | - | - |
| 107 | VCC | - | - | - | VCC | - | - | - |
| 108 | PR18B | 3 | C ³ | - | PR26B | 3 | C ³ | - |
| 109 | GNDIO3 | 3 | - | - | GNDIO3 | 3 | - | - |
| 110 | PR18A | 3 | T ³ | - | PR26A | 3 | T ³ | - |
| 111 | PR17B | 3 | C | - | PR25B | 3 | C | - |
| 112 | PR17A | 3 | T | - | PR25A | 3 | T | - |
| 113 | PR16B | 3 | C ³ | - | PR24B | 3 | C ³ | - |
| 114 | PR16A | 3 | T ³ | DQS | PR24A | 3 | T ³ | DQS |
| 115 | VCCIO3 | 3 | - | - | VCCIO3 | 3 | - | - |
| 116 | PR15B | 3 | - | VREF1_3 | PR23B | 3 | - | VREF1_3 |
| 117 | PR14A | 3 | - | VREF2_3 | PR22A | 3 | - | VREF2_3 |
| 118 | GNDIO3 | 3 | - | - | GNDIO3 | 3 | - | - |
| 119 | PR13B | 3 | C | - | PR21B | 3 | C ³ | - |
| 120 | PR13A | 3 | T | - | PR21A | 3 | T ³ | - |
| 121 | GND | - | - | - | GND | - | - | - |
| 122 | PR12B | 3 | C | - | PR20B | 3 | C | - |
| 123 | PR12A | 3 | T | - | PR20A | 3 | T | - |
| 124 | PR11B | 3 | C | - | PR19B | 3 | C ³ | - |
| 125 | VCCIO3 | 3 | - | - | VCCIO3 | 3 | - | - |
| 126 | PR11A | 3 | T | - | PR19A | 3 | T ³ | - |
| 127 | GNDP1 | - | - | - | GNDP1 | - | - | - |
| 128 | VCCP1 | - | - | - | VCCP1 | - | - | - |
| 129 | NC | - | - | - | PR13A | 2 | - | - |
| 130 | GND | - | - | - | GND | - | - | - |
| 131 | PR9B | 2 | C | PCLKC2_0 | PR12B | 2 | C | PCLKC2_0 |
| 132 | PR9A | 2 | T | PCLKT2_0 | PR12A | 2 | T | PCLKT2_0 |
| 133 | NC | - | - | - | PR11B | 2 | C ³ | - |
| 134 | NC | - | - | - | PR11A | 2 | T ³ | - |
| 135 | GNDIO2 | 2 | - | - | GNDIO2 | 2 | - | - |
| 136 | PR8B | 2 | C | RUM0_PLLC_IN_A | PR8B | 2 | C | RUM0_PLLC_IN_A |
| 137 | PR8A | 2 | T | RUM0_PLLT_IN_A | PR8A | 2 | T | RUM0_PLLT_IN_A |
| 138 | PR7B | 2 | C ³ | - | PR7B | 2 | C ³ | - |

LFXP6 & LFXP10 Logic Signal Connections: 256 fpBGA (Cont.)

| Ball Number | LFXP6 | | | | LFXP10 | | | |
|-------------|---------------|------|--------------|---------------|---------------|------|--------------|---------------|
| | Ball Function | Bank | Differential | Dual Function | Ball Function | Bank | Differential | Dual Function |
| E8 | PT13B | 0 | - | - | PT17B | 0 | - | - |
| D8 | PT12A | 0 | - | DOUT | PT16A | 0 | - | DOUT |
| A6 | PT11B | 0 | C | - | PT15B | 0 | C | - |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| C6 | PT11A | 0 | T | WRITEN | PT15A | 0 | T | WRITEN |
| E7 | PT10B | 0 | C | - | PT14B | 0 | C | - |
| D7 | PT10A | 0 | T | VREF1_0 | PT14A | 0 | T | VREF1_0 |
| A5 | PT9B | 0 | C | - | PT13B | 0 | C | - |
| B5 | PT9A | 0 | T | DI | PT13A | 0 | T | DI |
| A4 | PT8B | 0 | C | - | PT12B | 0 | C | - |
| B6 | PT8A | 0 | T | CSN | PT12A | 0 | T | CSN |
| E6 | PT7B | 0 | C | - | PT11B | 0 | C | - |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| D6 | PT7A | 0 | T | - | PT11A | 0 | T | - |
| D5 | PT6B | 0 | C | VREF2_0 | PT10B | 0 | C | VREF2_0 |
| A3 | PT6A | 0 | T | DQS | PT10A | 0 | T | DQS |
| B3 | PT5B | 0 | - | - | PT9B | 0 | - | - |
| B2 | PT4A | 0 | - | - | PT8A | 0 | - | - |
| A2 | PT3B | 0 | C | - | PT7B | 0 | C | - |
| B1 | PT3A | 0 | T | - | PT7A | 0 | T | - |
| F5 | PT2B | 0 | C | - | PT6B | 0 | C | - |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| C5 | PT2A | 0 | T | - | PT6A | 0 | T | - |
| C4 | CFG0 | 0 | - | - | CFG0 | 0 | - | - |
| B4 | CFG1 | 0 | - | - | CFG1 | 0 | - | - |
| C3 | DONE | 0 | - | - | DONE | 0 | - | - |
| A1 | GND | - | - | - | GND | - | - | - |
| A16 | GND | - | - | - | GND | - | - | - |
| F11 | GND | - | - | - | GND | - | - | - |
| F6 | GND | - | - | - | GND | - | - | - |
| G10 | GND | - | - | - | GND | - | - | - |
| G7 | GND | - | - | - | GND | - | - | - |
| G8 | GND | - | - | - | GND | - | - | - |
| G9 | GND | - | - | - | GND | - | - | - |
| H10 | GND | - | - | - | GND | - | - | - |
| H7 | GND | - | - | - | GND | - | - | - |
| H8 | GND | - | - | - | GND | - | - | - |
| H9 | GND | - | - | - | GND | - | - | - |
| J10 | GND | - | - | - | GND | - | - | - |
| J7 | GND | - | - | - | GND | - | - | - |
| J8 | GND | - | - | - | GND | - | - | - |
| J9 | GND | - | - | - | GND | - | - | - |

LFXP15 & LFXP20 Logic Signal Connections: 256 fpBGA (Cont.)

| Ball Number | LFXP15 | | | | LFXP20 | | | |
|-------------|---------------|------|----------------|----------------|---------------|------|----------------|----------------|
| | Ball Function | Bank | Differential | Dual Function | Ball Function | Bank | Differential | Dual Function |
| P16 | PR37B | 3 | C ³ | - | PR41B | 3 | C ³ | - |
| R16 | PR37A | 3 | T ³ | DQS | PR41A | 3 | T ³ | DQS |
| M15 | PR36B | 3 | - | - | PR40B | 3 | - | - |
| N14 | PR35A | 3 | - | VREF1_3 | PR39A | 3 | - | VREF1_3 |
| - | GNDIO3 | 3 | - | - | GNDIO3 | 3 | - | - |
| M14 | PR33B | 3 | C | - | PR37B | 3 | C | - |
| L13 | PR33A | 3 | T | - | PR37A | 3 | T | - |
| L15 | PR32B | 3 | C ³ | - | PR36B | 3 | C ³ | - |
| L14 | PR32A | 3 | T ³ | - | PR36A | 3 | T ³ | - |
| L12 | PR30A | 3 | - | - | PR34A | 3 | - | - |
| M16 | PR29B | 3 | C | RLM0_PLLC_IN_A | PR33B | 3 | C | RLM0_PLLC_IN_A |
| N16 | PR29A | 3 | T | RLM0_PLLT_IN_A | PR33A | 3 | T | RLM0_PLLT_IN_A |
| - | GNDIO3 | 3 | - | - | GNDIO3 | 3 | - | - |
| K14 | PR28B | 3 | C ³ | - | PR32B | 3 | C ³ | - |
| K15 | PR28A | 3 | T ³ | DQS | PR32A | 3 | T ³ | DQS |
| K12 | PR27B | 3 | - | - | PR31B | 3 | - | - |
| K13 | PR26A | 3 | - | VREF2_3 | PR30A | 3 | - | VREF2_3 |
| L16 | PR25B | 3 | C ³ | - | PR29B | 3 | C ³ | - |
| K16 | PR25A | 3 | T ³ | - | PR29A | 3 | T ³ | - |
| - | GNDIO3 | 3 | - | - | GNDIO3 | 3 | - | - |
| J15 | PR23B | 3 | C ³ | - | PR27B | 3 | C ³ | - |
| J14 | PR23A | 3 | T ³ | - | PR27A | 3 | T ³ | - |
| J13 | GNDP1 | - | - | - | GNDP1 | - | - | - |
| J12 | VCCP1 | - | - | - | VCCP1 | - | - | - |
| - | GNDIO2 | 2 | - | - | GNDIO2 | 2 | - | - |
| J16 | PR21B | 2 | C | PCLKC2_0 | PR21B | 2 | C | PCLKC2_0 |
| H16 | PR21A | 2 | T | PCLKT2_0 | PR21A | 2 | T | PCLKT2_0 |
| H13 | PR20B | 2 | C ³ | - | PR20B | 2 | C ³ | - |
| H12 | PR20A | 2 | T ³ | DQS | PR20A | 2 | T ³ | DQS |
| H15 | PR19B | 2 | - | - | PR19B | 2 | - | - |
| H14 | PR18A | 2 | - | VREF1_2 | PR18A | 2 | - | VREF1_2 |
| - | GNDIO2 | 2 | - | - | GNDIO2 | 2 | - | - |
| G15 | PR17B | 2 | C ³ | - | PR17B | 2 | C ³ | - |
| G14 | PR17A | 2 | T ³ | - | PR17A | 2 | T ³ | - |
| G16 | PR16B | 2 | C | RUM0_PLLC_IN_A | PR16B | 2 | C | RUM0_PLLC_IN_A |
| F16 | PR16A | 2 | T | RUM0_PLLT_IN_A | PR16A | 2 | T | RUM0_PLLT_IN_A |
| G13 | PR15B | 2 | - | - | PR15B | 2 | - | - |
| - | GNDIO2 | 2 | - | - | GNDIO2 | 2 | - | - |
| G12 | PR12B | 2 | C | - | PR12B | 2 | C | - |
| F13 | PR12A | 2 | T | - | PR12A | 2 | T | - |
| B16 | PR11B | 2 | C ³ | - | PR11B | 2 | C ³ | - |
| C16 | PR11A | 2 | T ³ | DQS | PR11A | 2 | T ³ | DQS |

LFXP15 & LFXP20 Logic Signal Connections: 256 fpBGA (Cont.)

| Ball Number | LFXP15 | | | | LFXP20 | | | |
|-------------|---------------|------|--------------|---------------|---------------|------|--------------|---------------|
| | Ball Function | Bank | Differential | Dual Function | Ball Function | Bank | Differential | Dual Function |
| G10 | GND | - | - | - | GND | - | - | - |
| G7 | GND | - | - | - | GND | - | - | - |
| G8 | GND | - | - | - | GND | - | - | - |
| G9 | GND | - | - | - | GND | - | - | - |
| H10 | GND | - | - | - | GND | - | - | - |
| H7 | GND | - | - | - | GND | - | - | - |
| H8 | GND | - | - | - | GND | - | - | - |
| H9 | GND | - | - | - | GND | - | - | - |
| J10 | GND | - | - | - | GND | - | - | - |
| J7 | GND | - | - | - | GND | - | - | - |
| J8 | GND | - | - | - | GND | - | - | - |
| J9 | GND | - | - | - | GND | - | - | - |
| K10 | GND | - | - | - | GND | - | - | - |
| K7 | GND | - | - | - | GND | - | - | - |
| K8 | GND | - | - | - | GND | - | - | - |
| K9 | GND | - | - | - | GND | - | - | - |
| L11 | GND | - | - | - | GND | - | - | - |
| L6 | GND | - | - | - | GND | - | - | - |
| T1 | GND | - | - | - | GND | - | - | - |
| T16 | GND | - | - | - | GND | - | - | - |
| D13 | VCC | - | - | - | VCC | - | - | - |
| D4 | VCC | - | - | - | VCC | - | - | - |
| E12 | VCC | - | - | - | VCC | - | - | - |
| E5 | VCC | - | - | - | VCC | - | - | - |
| M12 | VCC | - | - | - | VCC | - | - | - |
| M5 | VCC | - | - | - | VCC | - | - | - |
| N13 | VCC | - | - | - | VCC | - | - | - |
| N4 | VCC | - | - | - | VCC | - | - | - |
| E13 | VCCAUX | - | - | - | VCCAUX | - | - | - |
| E4 | VCCAUX | - | - | - | VCCAUX | - | - | - |
| M13 | VCCAUX | - | - | - | VCCAUX | - | - | - |
| M4 | VCCAUX | - | - | - | VCCAUX | - | - | - |
| F7 | VCCIO0 | 0 | - | - | VCCIO0 | 0 | - | - |
| F8 | VCCIO0 | 0 | - | - | VCCIO0 | 0 | - | - |
| F10 | VCCIO1 | 1 | - | - | VCCIO1 | 1 | - | - |
| F9 | VCCIO1 | 1 | - | - | VCCIO1 | 1 | - | - |
| G11 | VCCIO2 | 2 | - | - | VCCIO2 | 2 | - | - |
| H11 | VCCIO2 | 2 | - | - | VCCIO2 | 2 | - | - |
| J11 | VCCIO3 | 3 | - | - | VCCIO3 | 3 | - | - |
| K11 | VCCIO3 | 3 | - | - | VCCIO3 | 3 | - | - |
| L10 | VCCIO4 | 4 | - | - | VCCIO4 | 4 | - | - |
| L9 | VCCIO4 | 4 | - | - | VCCIO4 | 4 | - | - |

LFXP15 & LFXP20 Logic Signal Connections: 256 fpBGA (Cont.)

| Ball Number | LFXP15 | | | | LFXP20 | | | |
|-------------|---------------|------|--------------|---------------|---------------|------|--------------|---------------|
| | Ball Function | Bank | Differential | Dual Function | Ball Function | Bank | Differential | Dual Function |
| L7 | VCCIO5 | 5 | - | - | VCCIO5 | 5 | - | - |
| L8 | VCCIO5 | 5 | - | - | VCCIO5 | 5 | - | - |
| J6 | VCCIO6 | 6 | - | - | VCCIO6 | 6 | - | - |
| K6 | VCCIO6 | 6 | - | - | VCCIO6 | 6 | - | - |
| G6 | VCCIO7 | 7 | - | - | VCCIO7 | 7 | - | - |
| H6 | VCCIO7 | 7 | - | - | VCCIO7 | 7 | - | - |

1. Applies to LFXP "C" only.

2. Applies to LFXP "E" only.

3. Supports dedicated LVDS outputs.

LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA

| Ball Number | LFXP15 | | | | | LFXP20 | | | | |
|-------------|---------------|------|----------------|----------------|--|---------------|------|----------------|----------------|--|
| | Ball Function | Bank | Differential | Dual Function | | Ball Function | Bank | Differential | Dual Function | |
| F5 | PROGRAMN | 7 | - | - | | PROGRAMN | 7 | - | - | |
| E3 | CCLK | 7 | - | - | | CCLK | 7 | - | - | |
| C1 | PL2B | 7 | - | - | | PL2B | 7 | - | - | |
| - | GNDIO7 | 7 | - | - | | GNDIO7 | 7 | - | - | |
| G5 | PL3A | 7 | T ³ | - | | PL3A | 7 | T ³ | - | |
| G6 | PL3B | 7 | C ³ | - | | PL3B | 7 | C ³ | - | |
| F4 | PL4A | 7 | T | - | | PL4A | 7 | T | - | |
| F3 | PL4B | 7 | C | - | | PL4B | 7 | C | - | |
| G4 | PL5A | 7 | T ³ | - | | PL5A | 7 | T ³ | - | |
| G3 | PL5B | 7 | C ³ | - | | PL5B | 7 | C ³ | - | |
| D1 | PL6A | 7 | T ³ | - | | PL6A | 7 | T ³ | - | |
| D2 | PL6B | 7 | C ³ | - | | PL6B | 7 | C ³ | - | |
| - | GNDIO7 | 7 | - | - | | GNDIO7 | 7 | - | - | |
| E1 | PL7A | 7 | T | LUM0_PLLT_FB_A | | PL7A | 7 | T | LUM0_PLLT_FB_A | |
| E2 | PL7B | 7 | C | LUM0_PLLC_FB_A | | PL7B | 7 | C | LUM0_PLLC_FB_A | |
| H5 | PL8A | 7 | T ³ | - | | PL8A | 7 | T ³ | - | |
| H6 | PL8B | 7 | C ³ | - | | PL8B | 7 | C ³ | - | |
| H4 | PL9A | 7 | - | - | | PL9A | 7 | - | - | |
| H3 | PL10B | 7 | - | VREF1_7 | | PL10B | 7 | - | VREF1_7 | |
| F1 | PL11A | 7 | T ³ | DQS | | PL11A | 7 | T ³ | DQS | |
| F2 | PL11B | 7 | C ³ | - | | PL11B | 7 | C ³ | - | |
| - | GNDIO7 | 7 | - | - | | GNDIO7 | 7 | - | - | |
| J5 | PL12A | 7 | T | - | | PL12A | 7 | T | - | |
| J6 | PL12B | 7 | C | - | | PL12B | 7 | C | - | |
| G1 | PL13A | 7 | T ³ | - | | PL13A | 7 | T ³ | - | |
| G2 | PL13B | 7 | C ³ | - | | PL13B | 7 | C ³ | - | |
| J4 | PL15A | 7 | T ³ | - | | PL15A | 7 | T ³ | - | |
| J3 | PL15B | 7 | C ³ | - | | PL15B | 7 | C ³ | - | |
| - | GNDIO7 | 7 | - | - | | GNDIO7 | 7 | - | - | |
| H1 | PL16A | 7 | T | LUM0_PLLT_IN_A | | PL16A | 7 | T | LUM0_PLLT_IN_A | |
| H2 | PL16B | 7 | C | LUM0_PLLC_IN_A | | PL16B | 7 | C | LUM0_PLLC_IN_A | |
| J1 | PL17A | 7 | T ³ | - | | PL17A | 7 | T ³ | - | |
| J2 | PL17B | 7 | C ³ | - | | PL17B | 7 | C ³ | - | |
| K3 | PL18A | 7 | - | VREF2_7 | | PL18A | 7 | - | VREF2_7 | |
| K2 | PL19B | 7 | - | - | | PL19B | 7 | - | - | |
| K4 | PL20A | 7 | T ³ | DQS | | PL20A | 7 | T ³ | DQS | |
| - | GNDIO7 | 7 | - | - | | GNDIO7 | 7 | - | - | |
| K5 | PL20B | 7 | C ³ | - | | PL20B | 7 | C ³ | - | |
| K1 | PL21A | 7 | T | - | | PL21A | 7 | T | - | |
| L2 | PL21B | 7 | C | - | | PL21B | 7 | C | - | |
| L4 | PL22A | 7 | T ³ | - | | PL22A | 7 | T ³ | - | |
| L3 | PL22B | 7 | C ³ | - | | PL22B | 7 | C ³ | - | |

LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

| Ball Number | LFXP15 | | | | | LFXP20 | | | | |
|-------------|---------------|------|----------------|----------------|--|---------------|------|----------------|----------------|--|
| | Ball Function | Bank | Differential | Dual Function | | Ball Function | Bank | Differential | Dual Function | |
| L1 | - | - | - | - | | PL23A | 7 | T ³ | - | |
| M1 | - | - | - | - | | PL23B | 7 | C ³ | - | |
| M2 | - | - | - | - | | PL24A | 7 | - | - | |
| L5 | VCCP0 | - | - | - | | VCCP0 | - | - | - | |
| N2 | GNDP0 | - | - | - | | GNDP0 | - | - | - | |
| N1 | - | - | - | - | | PL25B | 6 | - | - | |
| P2 | - | - | - | - | | PL26A | 6 | T ³ | - | |
| P1 | - | - | - | - | | PL26B | 6 | C ³ | - | |
| M4 | PL23A | 6 | T ³ | - | | PL27A | 6 | T ³ | - | |
| M3 | PL23B | 6 | C ³ | - | | PL27B | 6 | C ³ | - | |
| R2 | PL24A | 6 | T | PCLKT6_0 | | PL28A | 6 | T | PCLKT6_0 | |
| - | GNDIO6 | 6 | - | - | | GNDIO6 | 6 | - | - | |
| R1 | PL24B | 6 | C | PCLKC6_0 | | PL28B | 6 | C | PCLKC6_0 | |
| N3 | PL25A | 6 | T ³ | - | | PL29A | 6 | T ³ | - | |
| N4 | PL25B | 6 | C ³ | - | | PL29B | 6 | C ³ | - | |
| M5 | PL26A | 6 | - | - | | PL30A | 6 | - | - | |
| N5 | PL27B | 6 | - | VREF1_6 | | PL31B | 6 | - | VREF1_6 | |
| T2 | PL28A | 6 | T ³ | DQS | | PL32A | 6 | T ³ | DQS | |
| T1 | PL28B | 6 | C ³ | - | | PL32B | 6 | C ³ | - | |
| - | GNDIO6 | 6 | - | - | | GNDIO6 | 6 | - | - | |
| U2 | PL29A | 6 | T | LLM0_PLLT_IN_A | | PL33A | 6 | T | LLM0_PLLT_IN_A | |
| U1 | PL29B | 6 | C | LLM0_PLLC_IN_A | | PL33B | 6 | C | LLM0_PLLC_IN_A | |
| P3 | PL30A | 6 | T ³ | - | | PL34A | 6 | T ³ | - | |
| P4 | PL30B | 6 | C ³ | - | | PL34B | 6 | C ³ | - | |
| P6 | PL32A | 6 | T ³ | - | | PL36A | 6 | T ³ | - | |
| P5 | PL32B | 6 | C ³ | - | | PL36B | 6 | C ³ | - | |
| - | GNDIO6 | 6 | - | - | | GNDIO6 | 6 | - | - | |
| V2 | PL33A | 6 | T | - | | PL37A | 6 | T | - | |
| V1 | PL33B | 6 | C | - | | PL37B | 6 | C | - | |
| W2 | PL34A | 6 | T ³ | - | | PL38A | 6 | T ³ | - | |
| W1 | PL34B | 6 | C ³ | - | | PL38B | 6 | C ³ | - | |
| R3 | PL35A | 6 | - | VREF2_6 | | PL39A | 6 | - | VREF2_6 | |
| R4 | PL36B | 6 | - | - | | PL40B | 6 | - | - | |
| R6 | PL37A | 6 | T ³ | DQS | | PL41A | 6 | T ³ | DQS | |
| R5 | PL37B | 6 | C ³ | - | | PL41B | 6 | C ³ | - | |
| - | GNDIO6 | 6 | - | - | | GNDIO6 | 6 | - | - | |
| Y2 | PL38A | 6 | T | LLM0_PLLT_FB_A | | PL42A | 6 | T | LLM0_PLLT_FB_A | |
| Y1 | PL38B | 6 | C | LLM0_PLLC_FB_A | | PL42B | 6 | C | LLM0_PLLC_FB_A | |
| T3 | PL39A | 6 | T ³ | - | | PL43A | 6 | T ³ | - | |
| T4 | PL39B | 6 | C ³ | - | | PL43B | 6 | C ³ | - | |
| W3 | PL40A | 6 | T ³ | - | | PL44A | 6 | T ³ | - | |
| V3 | PL40B | 6 | C ³ | - | | PL44B | 6 | C ³ | - | |

Commercial (Cont.)

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP15C-3F484C | 300 | 1.8/2.5/3.3V | -3 | fpBGA | 484 | COM | 15.5K |
| LFXP15C-4F484C | 300 | 1.8/2.5/3.3V | -4 | fpBGA | 484 | COM | 15.5K |
| LFXP15C-5F484C | 300 | 1.8/2.5/3.3V | -5 | fpBGA | 484 | COM | 15.5K |
| LFXP15C-3F388C | 268 | 1.8/2.5/3.3V | -3 | fpBGA | 388 | COM | 15.5K |
| LFXP15C-4F388C | 268 | 1.8/2.5/3.3V | -4 | fpBGA | 388 | COM | 15.5K |
| LFXP15C-5F388C | 268 | 1.8/2.5/3.3V | -5 | fpBGA | 388 | COM | 15.5K |
| LFXP15C-3F256C | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | COM | 15.5K |
| LFXP15C-4F256C | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | COM | 15.5K |
| LFXP15C-5F256C | 188 | 1.8/2.5/3.3V | -5 | fpBGA | 256 | COM | 15.5K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP20C-3F484C | 340 | 1.8/2.5/3.3V | -3 | fpBGA | 484 | COM | 19.7K |
| LFXP20C-4F484C | 340 | 1.8/2.5/3.3V | -4 | fpBGA | 484 | COM | 19.7K |
| LFXP20C-5F484C | 340 | 1.8/2.5/3.3V | -5 | fpBGA | 484 | COM | 19.7K |
| LFXP20C-3F388C | 268 | 1.8/2.5/3.3V | -3 | fpBGA | 388 | COM | 19.7K |
| LFXP20C-4F388C | 268 | 1.8/2.5/3.3V | -4 | fpBGA | 388 | COM | 19.7K |
| LFXP20C-5F388C | 268 | 1.8/2.5/3.3V | -5 | fpBGA | 388 | COM | 19.7K |
| LFXP20C-3F256C | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | COM | 19.7K |
| LFXP20C-4F256C | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | COM | 19.7K |
| LFXP20C-5F256C | 188 | 1.8/2.5/3.3V | -5 | fpBGA | 256 | COM | 19.7K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP3E-3Q208C | 136 | 1.2V | -3 | PQFP | 208 | COM | 3.1K |
| LFXP3E-4Q208C | 136 | 1.2V | -4 | PQFP | 208 | COM | 3.1K |
| LFXP3E-5Q208C | 136 | 1.2V | -5 | PQFP | 208 | COM | 3.1K |
| LFXP3E-3T144C | 100 | 1.2V | -3 | TQFP | 144 | COM | 3.1K |
| LFXP3E-4T144C | 100 | 1.2V | -4 | TQFP | 144 | COM | 3.1K |
| LFXP3E-5T144C | 100 | 1.2V | -5 | TQFP | 144 | COM | 3.1K |
| LFXP3E-3T100C | 62 | 1.2V | -3 | TQFP | 100 | COM | 3.1K |
| LFXP3E-4T100C | 62 | 1.2V | -4 | TQFP | 100 | COM | 3.1K |
| LFXP3E-5T100C | 62 | 1.2V | -5 | TQFP | 100 | COM | 3.1K |

Commercial (Cont.)

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|-----------------|------|--------------|-------|---------|------|-------|-------|
| LFXP20C-3FN484C | 340 | 1.8/2.5/3.3V | -3 | fpBGA | 484 | COM | 19.7K |
| LFXP20C-4FN484C | 340 | 1.8/2.5/3.3V | -4 | fpBGA | 484 | COM | 19.7K |
| LFXP20C-5FN484C | 340 | 1.8/2.5/3.3V | -5 | fpBGA | 484 | COM | 19.7K |
| LFXP20C-3FN388C | 268 | 1.8/2.5/3.3V | -3 | fpBGA | 388 | COM | 19.7K |
| LFXP20C-4FN388C | 268 | 1.8/2.5/3.3V | -4 | fpBGA | 388 | COM | 19.7K |
| LFXP20C-5FN388C | 268 | 1.8/2.5/3.3V | -5 | fpBGA | 388 | COM | 19.7K |
| LFXP20C-3FN256C | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | COM | 19.7K |
| LFXP20C-4FN256C | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | COM | 19.7K |
| LFXP20C-5FN256C | 188 | 1.8/2.5/3.3V | -5 | fpBGA | 256 | COM | 19.7K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|---------|-------|---------|------|-------|------|
| LFXP3E-3QN208C | 136 | 1.2V | -3 | PQFP | 208 | COM | 3.1K |
| LFXP3E-4QN208C | 136 | 1.2V | -4 | PQFP | 208 | COM | 3.1K |
| LFXP3E-5QN208C | 136 | 1.2V | -5 | PQFP | 208 | COM | 3.1K |
| LFXP3E-3TN144C | 100 | 1.2V | -3 | TQFP | 144 | COM | 3.1K |
| LFXP3E-4TN144C | 100 | 1.2V | -4 | TQFP | 144 | COM | 3.1K |
| LFXP3E-5TN144C | 100 | 1.2V | -5 | TQFP | 144 | COM | 3.1K |
| LFXP3E-3TN100C | 62 | 1.2V | -3 | TQFP | 100 | COM | 3.1K |
| LFXP3E-4TN100C | 62 | 1.2V | -4 | TQFP | 100 | COM | 3.1K |
| LFXP3E-5TN100C | 62 | 1.2V | -5 | TQFP | 100 | COM | 3.1K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|---------|-------|---------|------|-------|------|
| LFXP6E-3FN256C | 188 | 1.2V | -3 | fpBGA | 256 | COM | 5.8K |
| LFXP6E-4FN256C | 188 | 1.2V | -4 | fpBGA | 256 | COM | 5.8K |
| LFXP6E-5FN256C | 188 | 1.2V | -5 | fpBGA | 256 | COM | 5.8K |
| LFXP6E-3QN208C | 142 | 1.2V | -3 | PQFP | 208 | COM | 5.8K |
| LFXP6E-4QN208C | 142 | 1.2V | -4 | PQFP | 208 | COM | 5.8K |
| LFXP6E-5QN208C | 142 | 1.2V | -5 | PQFP | 208 | COM | 5.8K |
| LFXP6E-3TN144C | 100 | 1.2V | -3 | TQFP | 144 | COM | 5.8K |
| LFXP6E-4TN144C | 100 | 1.2V | -4 | TQFP | 144 | COM | 5.8K |
| LFXP6E-5TN144C | 100 | 1.2V | -5 | TQFP | 144 | COM | 5.8K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|-----------------|------|---------|-------|---------|------|-------|------|
| LFXP10E-3FN388C | 244 | 1.2V | -3 | fpBGA | 388 | COM | 9.7K |
| LFXP10E-4FN388C | 244 | 1.2V | -4 | fpBGA | 388 | COM | 9.7K |
| LFXP10E-5FN388C | 244 | 1.2V | -5 | fpBGA | 388 | COM | 9.7K |
| LFXP10E-3FN256C | 188 | 1.2V | -3 | fpBGA | 256 | COM | 9.7K |
| LFXP10E-4FN256C | 188 | 1.2V | -4 | fpBGA | 256 | COM | 9.7K |
| LFXP10E-5FN256C | 188 | 1.2V | -5 | fpBGA | 256 | COM | 9.7K |

| Date | Version | Section | Change Summary |
|---------------------------|-----------------|--|---|
| September 2005 (cont.) | 03.0 (cont.) | DC and Switching Characteristics (cont.) | Updated Typical Building Block Function Performance timing numbers. |
| | | | Updated External Switching Characteristics timing numbers. |
| | | | Updated Internal Timing Parameters. |
| | | | Updated LatticeXP Family timing adders. |
| | | | Updated LatticeXP "C" Sleep Mode timing numbers. |
| | | | Updated JTAG Port Timing numbers. |
| | | Pinout Information | Added clarification to SLEEPN and TOE description. |
| | | | Clarification of dedicated LVDS outputs. |
| | | Supplemental Information | Updated list of technical notes. |
| September 2005 | 03.1 | Pinout Information | Power Supply and NC Connections table corrected VCCP1 pin number for 208 PQFP. |
| December 2005 | 04.0 | Introduction | Moved data sheet from Advance to Final. |
| | | Architecture | Added clarification to Typical I/O Behavior During Power-up section. |
| | | DC and Switching Characteristics | Added clarification to Recommended Operating Conditions. |
| | | | Updated timing numbers. |
| | | Pinout Information | Updated Signal Descriptions table. |
| | | | Added clarification to Differential I/O Per Bank. |
| | | | Updated Differential dedicated LVDS output support. |
| | | Ordering Information | Added 208 PQFP lead-free package and ordering part numbers. |
| February 2006 | 04.1 | Pinout Information | Corrected description of Signal Names VREF1(x) and VREF2(x). |
| March 2006 | 04.2 | DC and Switching Characteristics | Corrected condition for IIL and IIH. |
| March 2006 | 04.3 | DC and Switching Characteristics | Added clarification to Recommended Operating Conditions for VCCAUX. |
| April 2006 | 04.4 | Pinout Information | Removed Bank designator "5" from SLEEPN/TOE ball function. |
| May 2006 | 04.5 | DC and Switching Characteristics | Added footnote 2 regarding threshold level for PROGRAMN to sysCON-FIG Port Timing Specifications table. |
| June 2006 | 04.6 | DC and Switching Characteristics | Corrected LVDS25E Output Termination Example. |
| August 2006 | 04.7 | Architecture | Added clarification to Typical I/O Behavior During Power-Up section. |
| | | | Added clarification to Left and Right sysIO Buffer Pair section. |
| | | DC and Switching Characteristics | Changes to LVDS25E Output Termination Example diagram. |
| December 2006 | 04.8 | Architecture | EBR Asynchronous Reset section added. |
| February 2007 | 04.9 | Architecture | Updated EBR Asynchronous Reset section. |
| July 2007 | 05.0 | Introduction | Updated LatticeXP Family Selection Guide table. |
| | | Architecture | Updated Typical I/O Behavior During Power-up text section. |
| | | DC and Switching Characteristics | Updated sysIO Single-Ended DC Electrical Characteristics table. Split out LVCMOS 1.2 by supply voltage. |
| November 2007 | 05.1 | DC and Switching Characteristics | Added JTAG Port Timing Waveforms diagram. |
| | | Pinout Information | Added Thermal Management text section. |
| | | Supplemental Information | Updated title list. |