

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	3000
Total RAM Bits	55296
Number of I/O	100
Number of Gates	-
Voltage - Supply	1.71V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp3c-4tn144c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Introduction

The LatticeXP family of FPGA devices combine logic gates, embedded memory and high performance I/Os in a single architecture that is both non-volatile and infinitely reconfigurable to support cost-effective system designs.

The re-programmable non-volatile technology used in the LatticeXP family is the next generation ispXP[™] technology. With this technology, expensive external configuration memories are not required and designs are secured from unauthorized read-back. In addition, instant-on capability allows for easy interfacing in many applications.

The ispLEVER[®] design tool from Lattice allows large complex designs to be efficiently implemented using the LatticeXP family of FPGA devices. Synthesis library support for LatticeXP is available for popular logic synthesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeXP device. The ispLEVER tool extracts the timing from the routing and backannotates it into the design for timing verification.

Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE[™] modules for the LatticeXP family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

Lattice Semiconductor

Figure 2-6. Secondary Clock Sources



Clock Routing

The clock routing structure in LatticeXP devices consists of four Primary Clock lines and a Secondary Clock network per quadrant. The primary clocks are generated from MUXs located in each quadrant. Figure 2-7 shows this clock routing. The four secondary clocks are generated from MUXs located in each quadrant as shown in Figure 2-8. Each slice derives its clock from the primary clock lines, secondary clock lines and routing as shown in Figure 2-9.





Polarity Control Logic

In a typical DDR Memory interface design, the phase relation between the incoming delayed DQS strobe and the internal system Clock (during the READ cycle) is unknown.

The LatticeXP family contains dedicated circuits to transfer data between these domains. To prevent setup and hold violations at the domain transfer between DQS (delayed) and the system Clock a clock polarity selector is used. This changes the edge on which the data is registered in the synchronizing registers in the input register block. This requires evaluation at the start of the each READ cycle for the correct clock polarity.

Prior to the READ operation in DDR memories DQS is in tristate (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit detects this transition. This signal is used to control the polarity of the clock to the synchronizing registers.

sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in eight groups referred to as Banks. The sysIO buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL.

sysIO Buffer Banks

LatticeXP devices have eight sysIO buffer banks; each is capable of supporting multiple I/O standards. Each sysIO bank has its own I/O supply voltage (V_{CCIO}), and two voltage references V_{REF1} and V_{REF2} resources allowing each bank to be completely independent from each other. Figure 2-28 shows the eight banks and their associated supplies.

In the LatticeXP devices, single-ended output buffers and ratioed input buffers (LVTTL, LVCMOS, PCI and PCI-X) are powered using V_{CCIO} . LVTTL, LVCMOS33, LVCMOS25 and LVCMOS12 can also be set as a fixed threshold input independent of V_{CCIO} . In addition to the bank V_{CCIO} supplies, the LatticeXP devices have a V_{CC} core logic power supply, and a V_{CCAUX} supply that power all differential and referenced buffers.

Each bank can support up to two separate VREF voltages, VREF1 and VREF2 that set the threshold for the referenced input buffers. In the LatticeXP devices, a dedicated pin in a bank can be configured to be a reference voltage supply pin. Each I/O is individually configurable based on the bank's supply and reference voltages.

Table 2-8. Supported	Output Standards
----------------------	-------------------------

Output Standard	Drive	V _{CCIO} (Nom.)		
Single-ended Interfaces	•			
LVTTL	4mA, 8mA, 12mA, 16mA, 20mA	3.3		
LVCMOS33	4mA, 8mA, 12mA 16mA, 20mA	3.3		
LVCMOS25	4mA, 8mA, 12mA 16mA, 20mA	2.5		
LVCMOS18	4mA, 8mA, 12mA 16mA	1.8		
LVCMOS15	4mA, 8mA	1.5		
LVCMOS12	2mA, 6mA	1.2		
LVCMOS33, Open Drain	4mA, 8mA, 12mA 16mA, 20mA	—		
LVCMOS25, Open Drain	4mA, 8mA, 12mA 16mA, 20mA	—		
LVCMOS18, Open Drain	4mA, 8mA, 12mA 16mA	—		
LVCMOS15, Open Drain	4mA, 8mA	—		
LVCMOS12, Open Drain	2mA. 6mA	—		
PCI33	N/A	3.3		
HSTL18 Class I, II, III	N/A	1.8		
HSTL15 Class I, III	N/A	1.5		
SSTL3 Class I, II	N/A	3.3		
SSTL2 Class I, II	N/A	2.5		
SSTL18 Class I	N/A	1.8		
Differential Interfaces	•			
Differential SSTL3, Class I, II	N/A	3.3		
Differential SSTL2, Class I, II	N/A	2.5		
Differential SSTL18, Class I	N/A	1.8		
Differential HSTL18, Class I, II, III	N/A	1.8		
Differential HSTL15, Class I, III	N/A	1.5		
LVDS	N/A	2.5		
BLVDS ¹	N/A	2.5		
LVPECL ¹	N/A	3.3		

1. Emulated with external resistors.

Hot Socketing

The LatticeXP devices have been carefully designed to ensure predictable behavior during power-up and powerdown. Power supplies can be sequenced in any order. During power up and power-down sequences, the I/Os remain in tristate until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled to within specified limits, which allows easy integration with the rest of the system. These capabilities make the LatticeXP ideal for many multiple power supply and hot-swap applications.

Sleep Mode

The LatticeXP "C" devices ($V_{CC} = 1.8/2.5/3.3V$) have a sleep mode that allows standby current to be reduced by up to three orders of magnitude during periods of system inactivity. Entry and exit to Sleep Mode is controlled by the SLEEPN pin.

During Sleep Mode, the FPGA logic is non-operational, registers and EBR contents are not maintained and I/Os are tri-stated. Do not enter Sleep Mode during device programming or configuration operation. In Sleep Mode, power supplies can be maintained in their normal operating range, eliminating the need for external switching of power supplies. Table 2-9 compares the characteristics of Normal, Off and Sleep Modes.

Figure 2-29 provides a pictorial representation of the different programming ports and modes available in the LatticeXP devices.

On power-up, the FPGA SRAM is ready to be configured with the sysCONFIG port active. The IEEE 1149.1 serial mode can be activated any time after power-up by sending the appropriate command through the TAP port.

Leave Alone I/O

When using 1532 mode for non-volatile memory programming, users may specify I/Os as high, low, tristated or held at current value. This provides excellent flexibility for implementing systems where reprogramming occurs on-the-fly.

TransFR (Transparent Field Reconfiguration)

TransFR (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a single ispVM command. See Lattice technical note #TN1087, *Minimizing System Interruption During Configuration Using TransFR Technology*, for details.

Security

The LatticeXP devices contain security bits that, when set, prevent the readback of the SRAM configuration and non-volatile memory spaces. Once set, the only way to clear security bits is to erase the memory space.

For more information on device configuration, please see details of additional technical documentation at the end of this data sheet.



Figure 2-29. ispXP Block Diagram

Internal Logic Analyzer Capability (ispTRACY)

All LatticeXP devices support an internal logic analyzer diagnostic feature. The diagnostic features provide capabilities similar to an external logic analyzer, such as programmable event and trigger condition and deep trace memory. This feature is enabled by Lattice's ispTRACY. The ispTRACY utility is added into the user design at compile time.

For more information on ispTRACY, please see information regarding additional technical documentation at the end of this data sheet.

Oscillator

Every LatticeXP device has an internal CMOS oscillator which is used to derive a master serial clock for configuration. The oscillator and the master serial clock run continuously in the configuration mode. The default value of the

Figure 3-2. BLVDS Multi-point Output Example



Table 3-2. BLVDS DC Conditions¹

		Тур		
Symbol	Description	Zo = 45	Zo = 90	Units
Z _{OUT}	Output impedance	100	100	ohms
R _{TLEFT}	Left end termination	45	90	ohms
R _{TRIGHT}	Right end termination	45	90	ohms
V _{OH}	Output high voltage	1.375	1.48	V
V _{OL}	Output low voltage	1.125	1.02	V
V _{OD}	Output differential voltage	0.25	0.46	V
V _{CM}	Output common mode voltage	1.25	1.25	V
I _{DC}	DC output current	11.2	10.2	mA

Over Recommended Operating Conditions

1. For input buffer, see LVDS table.

Timing Diagrams

PFU Timing Diagrams

Figure 3-6. Slice Single/Dual Port Write Cycle Timing



Figure 3-7. Slice Single /Dual Port Read Cycle Timing



EBR Memory Timing Diagrams

Figure 3-8. Read Mode (Normal)



Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive of the clock.

Figure 3-9. Read Mode with Input and Output Registers



sysCLOCK PLL Timing

Parameter	Descriptions	Conditions	Min.	Тур.	Max.	Units
f _{IN}	Input Clock Frequency (CLKI, CLKFB)		25	—	375	MHz
f _{OUT}	Output Clock Frequency (CLKOP, CLKOS)		25	—	375	MHz
f _{OUT2}	K-Divider Output Frequency (CLKOK)		0.195	—	187.5	MHz
f _{VCO}	PLL VCO Frequency		375	—	750	MHz
f _{PFD}	Phase Detector Input Frequency		25	—	—	MHz
AC Characte	eristics					
t _{DT}	Output Clock Duty Cycle	Default duty cycle elected ³	45	50	55	%
t _{PH} ⁴	Output Phase Accuracy		_	—	0.05	UI
t _{OPJIT} 1	Output Clock Pariod littar	f _{OUT} Š 100MHz	_	—	+/- 125	ps
		f _{OUT} < 100MHz	—	—	0.02	UIPP
t _{SK}	Input Clock to Output Clock Skew	Divider ratio = integer	_	—	+/- 200	ps
t _W	Output Clock Pulse Width	At 90% or 10% ³	1	—	_	ns
t _{LOCK} ²	PLL Lock-in Time		—	—	150	us
t _{PA}	Programmable Delay Unit		100	250	400	ps
t _{IPJIT}	Input Clock Period Jitter		_	—	+/- 200	ps
t _{FBKDLY}	External Feedback Delay		—	—	10	ns
t _{HI}	Input Clock High Time	90% to 90%	0.5	—		ns
t _{LO}	Input Clock Low Time	10% to 10%	0.5	—	—	ns
t _{RST}	RST Pulse Width		10	_	_	ns

Over Recommended Operating Conditions

1. Jitter sample is taken over 10,000 samples of the primary PLL output with clean reference clock.

2. Output clock is valid after t_{LOCK} for PLL reset and dynamic delay adjustment.

3. Using LVDS output buffers.

4. As compared to CLKOP output.

Timing v.F0.11

LatticeXP "C" Sleep Mode Timing

Parameter	Descriptions		Min.	Тур.	Max.	Units
t _{PWRDN}	SLEEPN Low to I/O Tristate	—	20	32	ns	
t _{PWRUP}		LFXP3	—	1.4	2.1	ms
		LFXP6	—	1.7	2.4	ms
	SLEEPN High to Power Up	LFXP10	—	1.1	1.8	ms
		LFXP15	—	1.4	2.1	ms
		LFXP20	—	1.7	2.4	ms
t _{WSLEEPN}	SLEEPN Pulse Width to Initiate Slee	SLEEPN Pulse Width to Initiate Sleep Mode				ns
t _{WAWAKE}	SLEEPN Pulse Rejection		—	_	120	ns





LatticeXP Family Data Sheet Pinout Information

November 2007

Data Sheet DS1001

Signal Descriptions

Signal Name	I/O	Descriptions
General Purpose		
		[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).
		[Row/Column Number] indicates the PFU row or the column of the device on which the PIC exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.
P[Edge] [Row/Column Number*]_[A/B]	I/O	[A/B] indicates the PIO within the PIC to which the pad is connected.
		Some of these user programmable pins are shared with special function pins. These pin when not used as special purpose pins can be programmed as I/ Os for user logic.
		During configuration, the user-programmable I/Os are tri-stated with an inter- nal pull-up resistor enabled. If any pin is not used (or not bonded to a pack- age pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.
GSRN	Ι	Global RESET signal. (Active low). Any I/O pin can be configured to be GSRN.
NC		No connect.
GND		GND - Ground. Dedicated Pins.
V _{CC}	_	VCC - The power supply pins for core logic. Dedicated Pins.
V _{CCAUX}	_	V_{CCAUX} - The Auxiliary power supply pin. It powers all the differential and referenced input buffers. Dedicated Pins.
V _{CCP0}	_	Voltage supply pins for ULM0PLL (and LLM1PLL ¹).
V _{CCP1}	_	Voltage supply pins for URM0PLL (and LRM1PLL ¹).
GNDP0	—	Ground pins for ULM0PLL (and LLM1PLL ¹).
GNDP1		Ground pins for URM0PLL (and LRM1PLL ¹).
V _{CCIOx}		V _{CCIO} - The power supply pins for I/O bank x. Dedicated Pins.
V _{REF1(x)} , V _{REF2(x)}		Reference supply pins for I/O bank x. Pre-determined pins in each bank are assigned as V_{REF} inputs. When not used, they may be used as I/O pins.
PLL and Clock Functions (Used as user	progra	ammable I/O pins when not in use for PLL or clock pins)
[LOC][num]_PLL[T, C]_IN_A		Reference clock (PLL) input Pads: ULM, LLM, URM, LRM, num = row from center, T = true and C = complement, index A, B, Cat each side.
[LOC][num]_PLL[T, C]_FB_A	_	Optional feedback (PLL) input Pads: ULM, LLM, URM, LRM, num = row from center, $T =$ true and $C =$ complement, index A, B, Cat each side.
PCLK[T, C]_[n:0]_[3:0]	_	Primary Clock Pads, $T =$ true and $C =$ complement, n per side, indexed by bank and 0,1, 2, 3 within bank.
[LOC]DQS[num]	_	DQS input Pads: T (Top), R (Right), B (Bottom), L (Left), DQS, num = Ball function number. Any pad can be configured to be DQS output.

© 2007 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Power Supply and NC Connections

Signals	100 TQFP	144 TQFP	208 PQFP	256 fpBGA	388 fpBGA	484 fpBGA
V _{cc}	28, 77	14, 39, 73, 112	19, 35, 53, 80, 107, 151, 158, 182	D4, D13, E5, E12, M5, M12, N4, N13	H9, J8, J15, K8, K15, L8, L15, M8, M15, N8, N15, P8, P15, R9	F10, F13, G9, G10, G13, G14, H8, H15, J7, J16, K6, K7, K16, K17, N6, N7, N16, N17, P7, P16, R8, R15, T9, T10, T13, T14, U10, U13
V _{CCIO0}	94	133	189, 199	F7, F8	G8, G9, G10, G11, H8	F11, G11, H10, H11
V _{CCIO1}	82	119	167, 177	F9, F10	G12, G13, G14, G15, H15	F12, G12, H12, H13
V _{CCIO2}	65	98	140, 149	G11, H11	H16, J16, K16, L16	K15, L15, L16, L17
V _{CCIO3}	58	88	115, 125	J11, K11	M16, N16, P16, R16	M15, M16, M17, N15
V _{CCIO4}	47	61, 68	87, 97	L9, L10	R15, T12, T13, T14, T15	R12, R13, T12, U12
V _{CCIO5}	38	49	64, 74	L7, L8	R8, T8, T9, T10, T11	R10, R11, T11, U11
V _{CCIO6}	22	21	28, 41	J6, K6	M7, N7, P7, R7	M6, M7, M8, N8
V _{CCIO7}	7	8	13, 23	G6, H6	H7, J7, K7, L7	K8, L6, L7, L8
V _{CCJ}	73	108	154	D16	E20	E20
V _{CCP0}	17	19	25	H4	M2	L5
V _{CCP1}	60	91	128	J12	M21	L18
V _{CCAUX}	25, 71	36, 106	50, 152	E4, E13, M4, M13	G7, G16, T7, T16	G7, G8, G15, G16, H7, H16, R7, R16, T7, T8, T15, T16
GND ¹	10, 18, 21, 33, 43, 3, 11, 20, 28, 44, 44, 52, 59, 68, 84, 54, 56, 64, 75, 85, 90, 99 90, 101, 121, 127, 136		5, 7, 16, 26, 38, 47, 49, 59, 69, 79, 82, 92, 106, 109, 118, 121, 127, 130, 135, 143, 163, 172, 181, 184, 194, 207	A1, A16, F6, F11, G7, G8, G9, G10, H5, H7, H8, H9, H10, J7, J8, J9, J10, J13, K7, K8, K9, K10, L6, L11, T1, T16	A1, A22, H10, H11, H12, H13, H14, J9, J10, J11, J12, J13, J14, K9, K10, K11, K12, K13, K14, L9, L10, L11, L12, L13, L14, M9, M10, M11, M12, M13, M14, N1, N9, N10, N11, N12, N13, N14, N22, P9, P10, P11, P12, P13, P14, R10, R11, R12, R13, R14, AB1, AB22	A1, A2, A21, A22, B1, B22, H9, H14, J8, J9, J10, J11, J12, J13, J14, J15, K9, K10, K11, K12, K13, K14, L9, L10, L11, L12, L13, L14, M9, M10, M11, M12, M13, M14, M20, N2, N9, N10, N11, N12, N13, N14, P8, P9, P10, P11, P12, P13, P14, P15, R9, R14, AA1, AA22, AB1, AB2, AB21, AB22
NC ²			XP3: 27, 33, 34, 129, 133, 134		XP10: C2, C15, C16, C17, D4, D5, D6, D7, D16, D17, E4, E19, W3, W4, W7, W17, W18, W19, W20, Y3, Y15, Y16, AA1, AA2	XP15: B21, C4, C5, C6, C18, C19, C20, C21, D6, D18, E4, E6, E18, F6, L1, L19, L20, M1, M2, M19, M21, N1, N21, N22, P1, P2, U5, U6, U17, U18, V5, V6, V17, V18, W17, W18, W19, Y3, Y4, Y5

1. All grounds must be electrically connected at the board level. 2. NC pins should not be connected to any active signals, V_{CC} or GND.

LFXP3 Logic Signal Connections: 100 TQFP

Pin Number	Pin Function	Bank	Differential	Dual Function
1	CFG1	0	-	-
2	DONE	0	-	-
3	PROGRAMN	7	-	-
4	CCLK	7	-	-
5	PL3A	7	Т	LUM0_PLLT_FB_A
6	PL3B	7	С	LUM0_PLLC_FB_A
7	VCCIO7	7	-	-
8	PL5A	7	-	VREF1_7
9	PL6B	7	-	VREF2_7
10	GNDIO7	7	-	-
11	PL7A	7	T ³	DQS
12	PL7B	7	C ³	-
13	PL8A	7	Т	LUM0_PLLT_IN_A
14	PL8B	7	С	LUM0_PLLC_IN_A
15	PL9A	7	T ³	-
16	PL9B	7	C ³	-
17	VCCP0	-	-	-
18	GNDP0	-	-	-
19	PL12A	6	Т	PCLKT6_0
20	PL12B	6	С	PCLKC6_0
21	GNDIO6	6	-	-
22	VCCIO6	6	-	-
23	PL18A	6	T ³	-
24	PL18B	6	C ³	-
25	VCCAUX	-	-	-
26	SLEEPN ¹ /TOE ²	-	-	-
27	INITN	5	-	-
28	VCC	-	-	-
29	PB2B	5	-	VREF1_5
30	PB5B	5	-	VREF2_5
31	PB8A	5	Т	-
32	PB8B	5	С	-
33	GNDIO5	5	-	-
34	PB9A	5	-	-
35	PB10B	5	-	-
36	PB11A	5	Т	DQS
37	PB11B	5	С	-
38	VCCIO5	5	-	-
39	PB12A	5	Т	-
40	PB12B	5	С	-
41	PB13A	5	Т	-
42	PB13B	5	С	-
43	GND	-	-	-

LFXP3 Logic Signal Connections: 100 TQFP (Cont.)

Pin Number	Pin Function	Bank	Differential	Dual Function
44	GNDIO4	4	-	-
45	PB15A	4	Т	PCLKT4_0
46	PB15B	4	С	PCLKC4_0
47	VCCIO4	4	-	-
48	PB19A	4	Т	DQS
49	PB19B	4	С	VREF1_4
50	PB24A	4	-	VREF2_4
51	PR18B	3	C ³	-
52	GNDIO3	3	-	-
53	PR18A	3	T ³	-
54	PR15B	3	-	VREF1_3
55	PR14A	3	-	VREF2_3
56	PR13B	3	С	-
57	PR13A	3	Т	-
58	VCCIO3	3	-	-
59	GNDP1	-	-	-
60	VCCP1	-	-	-
61	PR9B	2	С	PCLKC2_0
62	PR9A	2	Т	PCLKT2_0
63	PR8B	2	С	RUM0_PLLC_IN_A
64	PR8A	2	Т	RUM0_PLLT_IN_A
65	VCCIO2	2	-	-
66	PR6B	2	-	VREF1_2
67	PR5A	2	-	VREF2_2
68	GNDIO2	2	-	-
69	PR3B	2	С	RUM0_PLLC_FB_A
70	PR3A	2	Т	RUM0_PLLT_FB_A
71	VCCAUX	-	-	-
72	TDO	-	-	-
73	VCCJ	-	-	-
74	TDI	-	-	-
75	TMS	-	-	-
76	TCK	-	-	-
77	VCC	-	-	-
78	PT24A	1	-	-
79	PT23A	1	-	D0
80	PT22B	1	-	D1
81	PT21A	1	-	D2
82	VCCIO1	1	-	-
83	PT20B	1	-	D3
84	GNDIO1	1	-	-
85	PT17A	1	-	D4
86	PT16A	1	-	D5
87	PT15B	1	-	D6

LFXP6 & LFXP10 Logic Signal Connections: 256 fpBGA

			LFXP6		LFXP10			
Ball	Ball			Dual	Ball	Ball		Dual
Number	Function	Bank	Differential	Function	Function	Bank	Differential	Function
C2	PROGRAMN	7	-	-	PROGRAMN	7	-	-
C1	CCLK	7	-	-	CCLK	7	-	-
-	GNDIO7	7	-	-	GNDIO7	7	-	-
D2	PL3A	7	Т	LUM0_PLLT_FB_A	PL3A	7	Т	LUM0_PLLT_FB_A
D3	PL3B	7	С	LUM0_PLLC_FB_A	PL3B	7	С	LUM0_PLLC_FB_A
D1	PL2A	7	T ³	-	PL5A	7	-	-
E2	PL5A	7	-	VREF1_7	PL6B	7	-	VREF1_7
-	GNDIO7	7	-	-	GNDIO7	7	-	-
E1	PL7A	7	T³	DQS	PL7A	7	T³	DQS
F1	PL7B	7	C ³	-	PL7B	7	C ³	-
E3	PL12A	7	Т	-	PL8A	7	Т	-
F4	PL12B	7	С	-	PL8B	7	С	-
F3	PL4A	7	T ³	-	PL9A	7	T ³	-
F2	PL4B	7	C ³	-	PL9B	7	C ³	-
-	GNDIO7	7	-	-	GNDIO7	7	-	-
G1	PL2B	7	C ³	-	PL11B	7	-	-
G3	PL8A	7	Т	LUM0_PLLT_IN_A	PL12A	7	Т	LUM0_PLLT_IN_A
G2	PL8B	7	С	LUM0_PLLC_IN_A	PL12B	7	С	LUM0_PLLC_IN_A
H1	PL9A	7	T ³	-	PL13A	7	T ³	-
H2	PL9B	7	C ³	-	PL13B	7	C ³	-
G4	PL6B	7	-	VREF2_7	PL14A	7	-	VREF2_7
G5	PL14A	7	-	-	PL15B	7	-	-
-	GNDIO7	7	-	-	GNDIO7	7	-	-
J1	PL11A	7	T ³	-	PL16A	7	T ³	DQS
J2	PL11B	7	C ³	-	PL16B	7	C ³	-
H3	PL13A	7	T ³	-	PL18A	7	T ³	-
J3	PL13B	7	C ³	-	PL18B	7	C ³	-
H4	VCCP0	-	-	-	VCCP0	-	-	-
H5	GNDP0	-	-	-	GNDP0	-	-	-
K1	PL17A	6	Т	PCLKT6_0	PL20A	6	Т	PCLKT6_0
K2	PL17B	6	С	PCLKC6_0	PL20B	6	С	PCLKC6_0
-	GNDIO6	6	-	-	GNDIO6	6	-	-
J4	PL15B	6	-	-	PL22A	6	-	-
J5	PL22A	6	-	VREF1 6	PL23B	6	-	VREF1 6
L1	PL16A	6	T ³	-	PL24A	6	T ³	DQS
L2	PL16B	6	C ³	-	PL24B	6	C ³	-
M1	PL18A	6	T ³	-	PL25A	6	Т	LLM0_PLLT IN A
M2	PL18B	6	C ³	-	PL25B	6	С	LLM0_PLLC IN A
K3	PL19A	6	T ³	-	PL26A	6	T ³	
-	GNDIO6	6	-	-	GNDIO6	6	-	-
L3	PL19B	6	C ³	-	PL26B	6	C ³	-
 L4	PL21A	6	 T ³	-	PL28A	6	-	-
	/.	5				,		

		L	FXP10)		LFXP15				LFXP20		
Ball Number	Ball Function	Bank	Diff.	Dual Function	Ball Function	Bank	Diff.	Dual Function	Ball Function	Bank	Diff.	Dual Function
G7	VCCAUX	-	-	-	VCCAUX	-	-	-	VCCAUX	-	-	-
T16	VCCAUX	-	-	-	VCCAUX	-	-	-	VCCAUX	-	-	-
T7	VCCAUX	-	-	-	VCCAUX	-	-	-	VCCAUX	-	-	-
G10	VCCIO0	0	-	-	VCCIO0	0	-	-	VCCIO0	0	-	-
G11	VCCIO0	0	-	-	VCCIO0	0	-	-	VCCIO0	0	-	-
G8	VCCIO0	0	-	-	VCCIO0	0	-	-	VCCIO0	0	-	-
G9	VCCIO0	0	-	-	VCCIO0	0	-	-	VCCIO0	0	-	-
H8	VCCIO0	0	-	-	VCCIO0	0	-	-	VCCIO0	0	-	-
G12	VCCIO1	1	-	-	VCCIO1	1	-	-	VCCIO1	1	-	-
G13	VCCIO1	1	-	-	VCCIO1	1	-	-	VCCIO1	1	-	-
G14	VCCIO1	1	-	-	VCCIO1	1	-	-	VCCIO1	1	-	-
G15	VCCIO1	1	-	-	VCCIO1	1	-	-	VCCIO1	1	-	-
H15	VCCIO1	1	-	-	VCCIO1	1	-	-	VCCIO1	1	-	-
H16	VCCIO2	2	-	-	VCCIO2	2	-	-	VCCIO2	2	-	-
J16	VCCIO2	2	-	-	VCCIO2	2	-	-	VCCIO2	2	-	-
K16	VCCIO2	2	-	-	VCCIO2	2	-	-	VCCIO2	2	-	-
L16	VCCIO2	2	-	-	VCCIO2	2	-	-	VCCIO2	2	-	-
M16	VCCIO3	3	-	-	VCCIO3	3	-	-	VCCIO3	3	-	-
N16	VCCIO3	3	-	-	VCCIO3	3	-	-	VCCIO3	3	-	-
P16	VCCIO3	3	-	-	VCCIO3	3	-	-	VCCIO3	3	-	-
R16	VCCIO3	3	-	-	VCCIO3	3	-	-	VCCIO3	3	-	-
R15	VCCIO4	4	-	-	VCCIO4	4	-	-	VCCIO4	4	-	-
T12	VCCIO4	4	-	-	VCCIO4	4	-	-	VCCIO4	4	-	-
T13	VCCIO4	4	-	-	VCCIO4	4	-	-	VCCIO4	4	-	-
T14	VCCIO4	4	-	-	VCCIO4	4	-	-	VCCIO4	4	-	-
T15	VCCIO4	4	-	-	VCCIO4	4	-	-	VCCIO4	4	-	-
R8	VCCIO5	5	-	-	VCCIO5	5	-	-	VCCIO5	5	-	-
T10	VCCIO5	5	-	-	VCCIO5	5	-	-	VCCIO5	5	-	-
T11	VCCIO5	5	-	-	VCCIO5	5	-	-	VCCIO5	5	-	-
T8	VCCIO5	5	-	-	VCCIO5	5	-	-	VCCIO5	5	-	-
Т9	VCCIO5	5	-	-	VCCIO5	5	-	-	VCCIO5	5	-	-
M7	VCCIO6	6	-	-	VCCIO6	6	-	-	VCCIO6	6	-	-
N7	VCCIO6	6	-	-	VCCIO6	6	-	-	VCCIO6	6	-	-
P7	VCCIO6	6	-	-	VCCIO6	6	-	-	VCCIO6	6	-	-
R7	VCCIO6	6	-	-	VCCIO6	6	-	-	VCCIO6	6	-	-
H7	VCCI07	7	-	-	VCCIO7	7	-	-	VCCI07	7	-	-
J7	VCCI07	7	-	-	VCCIO7	7	-	-	VCCI07	7	-	-
K7	VCCI07	7	-	-	VCCI07	7	-	-	VCCI07	7	-	-
L7	VCCI07	7	-	-	VCCI07	7	-	-	VCCI07	7	-	-

1. Applies to LFXP "C" only.

2. Applies to LFXP "E" only.

3. Supports dedicated LVDS outputs.

	LFXP15					LFXP20				
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function		
L1	-	-	-	-	PL23A	7	Τ³	-		
M1	-	-	-	-	PL23B	7	C ³	-		
M2	-	-	-	-	PL24A	7	-	-		
L5	VCCP0	-	-	-	VCCP0	-	-	-		
N2	GNDP0	-	-	-	GNDP0	-	-	-		
N1	-	-	-	-	PL25B	6	-	-		
P2	-	-	-	-	PL26A	6	T ³	-		
P1	-	-	-	-	PL26B	6	C ³	-		
M4	PL23A	6	T ³	-	PL27A	6	T ³	-		
М3	PL23B	6	C ³	-	PL27B	6	C ³	-		
R2	PL24A	6	Т	PCLKT6_0	PL28A	6	Т	PCLKT6_0		
-	GNDIO6	6	-	-	GNDIO6	6	-	-		
R1	PL24B	6	С	PCLKC6_0	PL28B	6	С	PCLKC6_0		
N3	PL25A	6	T ³	-	PL29A	6	T ³	-		
N4	PL25B	6	C ³	-	PL29B	6	C ³	-		
M5	PL26A	6	-	-	PL30A	6	-	-		
N5	PL27B	6	-	VREF1_6	PL31B	6	-	VREF1_6		
T2	PL28A	6	T ³	DQS	PL32A	6	T ³	DQS		
T1	PL28B	6	C ³	-	PL32B	6	C ³	-		
-	GNDIO6	6	-	-	GNDIO6	6	-	-		
U2	PL29A	6	Т	LLM0_PLLT_IN_A	PL33A	6	Т	LLM0_PLLT_IN_A		
U1	PL29B	6	С	LLM0_PLLC_IN_A	PL33B	6	С	LLM0_PLLC_IN_A		
P3	PL30A	6	T ³	-	PL34A	6	T ³	-		
P4	PL30B	6	C ³	-	PL34B	6	C ³	-		
P6	PL32A	6	T ³	-	PL36A	6	T ³	-		
P5	PL32B	6	C ³	-	PL36B	6	C ³	-		
-	GNDIO6	6	-	-	GNDIO6	6	-	-		
V2	PL33A	6	Т	-	PL37A	6	Т	-		
V1	PL33B	6	С	-	PL37B	6	С	-		
W2	PL34A	6	T ³	-	PL38A	6	T ³	-		
W1	PL34B	6	C ³	-	PL38B	6	C ³	-		
R3	PL35A	6	-	VREF2_6	PL39A	6	-	VREF2_6		
R4	PL36B	6	-	-	PL40B	6	-	-		
R6	PL37A	6	T ³	DQS	PL41A	6	T ³	DQS		
R5	PL37B	6	C ³	-	PL41B	6	C ³	-		
-	GNDIO6	6	-	-	GNDIO6	6	-	-		
Y2	PL38A	6	Т	LLM0_PLLT_FB_A	PL42A	6	Т	LLM0_PLLT_FB_A		
Y1	PL38B	6	С	LLM0_PLLC_FB_A	PL42B	6	С	LLM0_PLLC_FB_A		
T3	PL39A	6	T ³	-	PL43A	6	T ³	-		
T4	PL39B	6	C ³	-	PL43B	6	C ³	-		
W3	PL40A	6	T ³	-	PL44A	6	T ³	-		
V3	PL40B	6	C ³	-	PL44B	6	C ³	-		

		LFXP15		LFXP20				
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
R18	PR38B	3	С	RLM0_PLLC_FB_A	PR42B	3	С	RLM0_PLLC_FB_A
R17	PR38A	3	Т	RLM0_PLLT_FB_A	PR42A	3	Т	RLM0_PLLT_FB_A
Y22	PR37B	3	C ³	-	PR41B	3	C ³	-
Y21	PR37A	3	T ³	DQS	PR41A	3	T ³	DQS
W22	PR36B	3	-	-	PR40B	3	-	-
W21	PR35A	3	-	VREF1_3	PR39A	3	-	VREF1_3
P17	PR34B	3	C ³	-	PR38B	3	C ³	-
P18	PR34A	3	T ³	-	PR38A	3	T ³	-
-	GNDIO3	3	-	-	GNDIO3	3	-	-
R19	PR33B	3	С	-	PR37B	3	С	-
R20	PR33A	3	Т	-	PR37A	3	Т	-
V22	PR32B	3	C ³	-	PR36B	3	C ³	-
V21	PR32A	3	T ³	-	PR36A	3	T ³	-
U22	PR30B	3	C ³	-	PR34B	3	C ³	-
U21	PR30A	3	T ³	-	PR34A	3	T ³	-
P19	PR29B	3	С	RLM0_PLLC_IN_A	PR33B	3	С	RLM0_PLLC_IN_A
P20	PR29A	3	Т	RLM0_PLLT_IN_A	PR33A	3	Т	RLM0_PLLT_IN_A
-	GNDIO3	3	-	-	GNDIO3	3	-	-
T22	PR28B	3	C ³	-	PR32B	3	C ³	-
T21	PR28A	3	T ³	DQS	PR32A	3	T ³	DQS
R22	PR27B	3	-	-	PR31B	3	-	-
R21	PR26A	3	-	VREF2_3	PR30A	3	-	VREF2_3
N19	PR25B	3	C ³	-	PR29B	3	C ³	-
N20	PR25A	3	T ³	-	PR29A	3	T ³	-
N18	PR24B	3	С	-	PR28B	3	С	-
M18	PR24A	3	Т	-	PR28A	3	Т	-
-	GNDIO3	3	-	-	GNDIO3	3	-	-
P22	PR23B	3	C ³	-	PR27B	3	C ³	-
P21	PR23A	3	T ³	-	PR27A	3	T ³	-
N22	-	-	-	-	PR26B	3	C ³	-
N21	-	-	-	-	PR26A	3	T ³	-
M19	-	-	-	-	PR25B	3	-	-
M20	GNDP1	-	-	-	GNDP1	-	-	-
L18	VCCP1	-	-	-	VCCP1	-	-	-
M21	-	-	-	-	PR24A	2	-	-
M22	PR22B	2	C ³	-	PR23B	2	C ³	-
L22	PR22A	2	T ³	-	PR23A	2	T ³	-
-	GNDIO2	2	-	-	GNDIO2	2	-	-
L19	-	-	-	-	PR22B	2	C ³	-
L20	-	-	-	-	PR22A	2	T ³	-
L21	PR21B	2	С	PCLKC2_0	PR21B	2	С	PCLKC2_0
K22	PR21A	2	Т	PCLKT2_0	PR21A	2	Т	PCLKT2_0

	LFXP15					LFXP20				
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function		
D18	-	-	-	-	PT55B	1	С	-		
E18	-	-	-	-	PT55A	1	Т	-		
C19	-	-	-	-	PT54B	1	C	-		
C18	-	-	-	-	PT54A	1	Т	-		
C21	-	-	-	-	PT53B	1	C	-		
-	GNDIO1	1	-	-	GNDIO1	1	-	-		
B21	-	-	-	-	PT53A	1	Т	-		
E17	PT48B	1	С	-	PT52B	1	C	-		
E16	PT48A	1	Т	-	PT52A	1	Т	-		
C17	PT47B	1	С	-	PT51B	1	C	-		
D17	PT47A	1	Т	DQS	PT51A	1	Т	DQS		
F17	PT46B	1	-	-	PT50B	1	-	-		
F16	PT45A	1	-	-	PT49A	1	-	-		
C16	PT44B	1	С	-	PT48B	1	C	-		
D16	PT44A	1	Т	-	PT48A	1	Т	-		
A20	PT43B	1	С	-	PT47B	1	C	-		
-	GNDIO1	1	-	-	GNDIO1	1	-	-		
B20	PT43A	1	Т	-	PT47A	1	Т	-		
A19	PT42B	1	С	-	PT46B	1	C	-		
B19	PT42A	1	Т	-	PT46A	1	Т	-		
C15	PT41B	1	С	-	PT45B	1	C	-		
D15	PT41A	1	Т	-	PT45A	1	Т	-		
A18	PT40B	1	С	-	PT44B	1	C	-		
B18	PT40A	1	Т	-	PT44A	1	Т	-		
F15	PT39B	1	С	VREF1_1	PT43B	1	C	VREF1_1		
-	GNDIO1	1	-	-	GNDIO1	1	-	-		
E15	PT39A	1	Т	DQS	PT43A	1	Т	DQS		
A17	PT38B	1	-	-	PT42B	1	-	-		
B17	PT37A	1	-	-	PT41A	1	-	-		
E14	PT36B	1	С	-	PT40B	1	C	-		
F14	PT36A	1	Т	-	PT40A	1	Т	-		
D14	PT35B	1	С	-	PT39B	1	C	-		
C14	PT35A	1	Т	D0	PT39A	1	Т	D0		
A16	PT34B	1	С	D1	PT38B	1	C	D1		
B16	PT34A	1	Т	VREF2_1	PT38A	1	Т	VREF2_1		
A15	PT33B	1	С	-	PT37B	1	C	-		
B15	PT33A	1	Т	D2	PT37A	1	Т	D2		
-	GNDIO1	1	-	-	GNDIO1	1	-	-		
E13	PT32B	1	С	D3	PT36B	1	C	D3		
D13	PT32A	1	Т	-	PT36A	1	Т	-		
C13	PT31B	1	С	-	PT35B	1	C	-		
B13	PT31A	1	Т	DQS	PT35A	1	Т	DQS		

Ball Number Bank Differential Function Dual Function Bank Support Differential Function Dual Function J5 GND - - GND - - J8 GND - - GND - - J9 GND - - GND - - K10 GND - - GND - - K11 GND - - GND - - K12 GND - - GND - - - K14 GND - - GND - - - K13 GND - - GND - - - K14 GND - - GND - </th <th></th> <th></th> <th></th> <th colspan="5">LFXP20</th>				LFXP20						
J15 GND . . GND . . J8 GND .	Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function	
J8 GND ·	J15	GND	-	-	-	GND	-	-	-	
J9 GND ·	J8	GND	-	-	-	GND	-	-	-	
K10 GND - - GND - - K11 GND - - GND - - K12 GND - - GND - - K13 GND - - GND - - K13 GND - - GND - - K14 GND - - GND - - K4 GND - - GND - - K4 GND - - GND - - - K12 GND - - GND - - - - L10 GND - - GND -	J9	GND	-	-	-	GND	-	-	-	
K11 GND - - GND - - K12 GND - - GND - - K13 GND - - GND - - K14 GND - - GND - - K9 GND - - GND - - L10 GND - - GND - - L11 GND - - GND - - L12 GND - - GND - - - L13 GND - - GND - - - - L13 GND - - GND -	K10	GND	-	-	-	GND	-	-	-	
K12 GND - - GND - - K14 GND - - GND - - L10 GND - - GND - - L10 GND - - GND - - L11 GND - - GND - - - L12 GND - - GND - - - - L13 GND - - GND - <td< td=""><td>K11</td><td>GND</td><td>-</td><td>-</td><td>-</td><td>GND</td><td>-</td><td>-</td><td>-</td></td<>	K11	GND	-	-	-	GND	-	-	-	
K13 GND . <td>K12</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	K12	GND	-	-	-	GND	-	-	-	
K14 GND . <td>K13</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	K13	GND	-	-	-	GND	-	-	-	
K9 GND · · GND · <td>K14</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	K14	GND	-	-	-	GND	-	-	-	
L10 GND - - GND - - L11 GND - - GND - - L12 GND - - GND - - L13 GND - - GND - - L14 GND - - GND - - L14 GND - - GND - - L14 GND - - GND - - L19 GND - - GND - - - M10 GND - - GND - - - M12 GND - - GND - - - M13 GND - - GND - - - - N11 GND - - GND - - - - N11 GND - - GND - - - -	K9	GND	-	-	-	GND	-	-	-	
L11 GND - - GND - - L12 GND - - GND - - L13 GND - - GND - - L14 GND - - GND - - L14 GND - - GND - - M10 GND - - GND - - M10 GND - - GND - - M11 GND - - GND - - - M13 GND - - GND - - - - M13 GND - - GND - - - - N11 GND - - GND - - - - N11 GND - - GND - - - - N11 GND - - GND - - -	L10	GND	-	-	-	GND	-	-	-	
L12 GND - - GND - - L13 GND - - GND - - L14 GND - - GND - - L9 GND - - GND - - M10 GND - - GND - - M11 GND - - GND - - M11 GND - - GND - - M11 GND - - GND - - - M13 GND - - GND - - - - M13 GND - - GND - - - - M14 GND - - GND - - - - N11 GND - - GND - - - - N14 GND - - GND - - -	L11	GND	-	-	-	GND	-	-	-	
L13 GND - - GND - - L14 GND - - GND - - L9 GND - - GND - - M10 GND - - GND - - M11 GND - - GND - - - M13 GND - - GND - - - - M14 GND - - GND - - - - N10 GND - - GND -	L12	GND	-	-	-	GND	-	-	-	
L14 GND - - GND - - L9 GND - - GND - - M10 GND - - GND - - M11 GND - - GND - - M12 GND - - GND - - M13 GND - - GND - - M13 GND - - GND - - M14 GND - - GND - - - M14 GND - - GND - - - M10 GND - - GND - - - N10 GND - - GND - - - - N11 GND - - GND - - - - N11 GND - - GND - - - - -	L13	GND	-	-	-	GND	-	-	-	
L9 GND ·	L14	GND	-	-	-	GND	-	-	-	
M10 GND · <td>L9</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	L9	GND	-	-	-	GND	-	-	-	
M11 GND · <td>M10</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M10	GND	-	-	-	GND	-	-	-	
M12 GND · <td>M11</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M11	GND	-	-	-	GND	-	-	-	
M13 GND - - GND - </td <td>M12</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M12	GND	-	-	-	GND	-	-	-	
M14 GND - - GND - </td <td>M13</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M13	GND	-	-	-	GND	-	-	-	
M9 GND - - - GND - <td>M14</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M14	GND	-	-	-	GND	-	-	-	
N10 GND - - GND - </td <td>M9</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M9	GND	-	-	-	GND	-	-	-	
N11 GND - - GND - </td <td>N10</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	N10	GND	-	-	-	GND	-	-	-	
N12 GND - - GND - </td <td>N11</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	N11	GND	-	-	-	GND	-	-	-	
N13 GND - - - GND - - - N14 GND - - - GND -	N12	GND	-	-	-	GND	-	-	-	
N14 GND - - GND - </td <td>N13</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	N13	GND	-	-	-	GND	-	-	-	
N9 GND - - - GND - <td>N14</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	N14	GND	-	-	-	GND	-	-	-	
P10 GND - - - GND - </td <td>N9</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	N9	GND	-	-	-	GND	-	-	-	
P11 GND - - - GND - </td <td>P10</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P10	GND	-	-	-	GND	-	-	-	
P12 GND - - - GND - </td <td>P11</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P11	GND	-	-	-	GND	-	-	-	
P13 GND - - - GND - </td <td>P12</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P12	GND	-	-	-	GND	-	-	-	
P14 GND - - GND - </td <td>P13</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P13	GND	-	-	-	GND	-	-	-	
P15 GND - - - GND - - - <th -<="" <="" td=""><td>P14</td><td>GND</td><td>-</td><td>-</td><td>-</td><td>GND</td><td>-</td><td>-</td><td>-</td></th>	<td>P14</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P14	GND	-	-	-	GND	-	-	-
P8 GND - - GND - <td>P15</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P15	GND	-	-	-	GND	-	-	-	
P9 GND - - GND - <td>P8</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P8	GND	-	-	-	GND	-	-	-	
R14 GND - - GND - </td <td>P9</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P9	GND	-	-	-	GND	-	-	-	
R9 GND - - GND - <td>R14</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	R14	GND	-	-	-	GND	-	-	-	
F10 VCC - - VCC - </td <td>R9</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	R9	GND	-	-	-	GND	-	-	-	
F13 VCC - - VCC - </td <td>F10</td> <td>VCC</td> <td>-</td> <td>-</td> <td>-</td> <td>VCC</td> <td>-</td> <td>-</td> <td>-</td>	F10	VCC	-	-	-	VCC	-	-	-	
G10 VCC - - VCC - </td <td>F13</td> <td>VCC</td> <td>-</td> <td>-</td> <td>-</td> <td>VCC</td> <td>-</td> <td>-</td> <td>-</td>	F13	VCC	-	-	-	VCC	-	-	-	
G13 VCC	G10	VCC	-	-	-	VCC	-	-	-	
	G13	VCC	-	-	-	VCC	-	-	-	
G14 VCC VCC	G14	VCC	-	-	-	VCC	-	-	-	

Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the Thermal Management document to find the device/package specific thermal values.

For Further Information

For further information regarding Thermal Management, refer to the following located on the Lattice website at <u>www.latticesemi.com</u>.

- Thermal Management document
- Technical Note TN1052 Power Estimation and Management for LatticeECP/EC and LatticeXP Devices
- Power Calculator tool included with Lattice's ispLEVER design tool, or as a standalone download from
 <u>www.latticesemi.com/software</u>