

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

E·XFl

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	3000
Total RAM Bits	55296
Number of I/O	136
Number of Gates	-
Voltage - Supply	1.71V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp3c-5q208c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Introduction

The LatticeXP family of FPGA devices combine logic gates, embedded memory and high performance I/Os in a single architecture that is both non-volatile and infinitely reconfigurable to support cost-effective system designs.

The re-programmable non-volatile technology used in the LatticeXP family is the next generation ispXP<sup>™</sup> technology. With this technology, expensive external configuration memories are not required and designs are secured from unauthorized read-back. In addition, instant-on capability allows for easy interfacing in many applications.

The ispLEVER<sup>®</sup> design tool from Lattice allows large complex designs to be efficiently implemented using the LatticeXP family of FPGA devices. Synthesis library support for LatticeXP is available for popular logic synthesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeXP device. The ispLEVER tool extracts the timing from the routing and backannotates it into the design for timing verification.

Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE<sup>™</sup> modules for the LatticeXP family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.



# LatticeXP Family Data Sheet Architecture

July 2007

Data Sheet DS1001

### **Architecture Overview**

The LatticeXP architecture contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR) as shown in Figure 2-1.

On the left and right sides of the PFU array, there are Non-volatile Memory Blocks. In configuration mode this nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG<sup>™</sup> peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the configuration SRAM. With this technology, expensive external configuration memories are not required and designs are secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via wide busses happens in microseconds, providing an "instant-on" capability that allows easy interfacing in many applications.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional unit without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and register functions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used on the outside rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks. For every three rows of PFF blocks there is a row of PFU blocks.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO interfaces. PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. sysMEM EBRs are large dedicated fast memory blocks. They can be configured as RAM or ROM.

The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns as shown in Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Blocks. These PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relationship of the clocks. The LatticeXP architecture provides up to four PLLs per device.

Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sysCONFIG port which allows for serial or parallel device configuration. The LatticeXP devices are available for operation from 3.3V, 2.5V, 1.8V and 1.2V power supplies, providing easy integration into the overall system.

<sup>© 2007</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

For more information on the PLL, please see details of additional technical documentation at the end of this data sheet.

## **Dynamic Clock Select (DCS)**

The DCS is a global clock buffer with smart multiplexer functions. It takes two independent input clock sources and outputs a clock signal without any glitches or runt pulses. This is achieved irrespective of where the select signal is toggled. There are eight DCS blocks per device, located in pairs at the center of each side. Figure 2-12 illustrates the DCS Block Macro.

#### Figure 2-12. DCS Block Primitive



Figure 2-13 shows timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information on the DCS, please see details of additional technical documentation at the end of this data sheet.

#### Figure 2-13. DCS Waveforms



### sysMEM Memory

The LatticeXP family of devices contain a number of sysMEM Embedded Block RAM (EBR). The EBR consists of a 9-Kbit RAM, with dedicated input and output registers.

### sysMEM Memory Block

The sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in a variety of depths and widths as shown in Table 2-6.





#### Figure 2-22. INDDRXB Primitive



#### **Output Register Block**

The output register block provides the ability to register signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation that is combined with an additional latch for DDR operation. Figure 2-23 shows the diagram of the Output Register Block.

In SDR mode, ONEG0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a Dtype or as a latch. In DDR mode, ONEG0 is fed into one register on the positive edge of the clock and OPOS0 is latched. A multiplexer running off the same clock selects the correct register for feeding to the output (D0).

Figure 2-24 shows the design tool DDR primitives. The SDR output register has reset and clock enable available. The additional register for DDR operation does not have reset or clock enable available.

Figure 2-25. Tristate Register Block



\*Latch is transparent when input is low.

#### Control Logic Block

The control logic block allows the selection and modification of control signals for use in the PIO block. A clock is selected from one of the clock signals provided from the general purpose routing and a DQS signal provided from the programmable DQS pin. The clock can optionally be inverted.

The clock enable and local reset signals are selected from the routing and optionally inverted. The global tristate signal is passed through this block.

### DDR Memory Support

Implementing high performance DDR memory interfaces requires dedicated DDR register structures in the input (for read operations) and in the output (for write operations). As indicated in the PIO Logic section, the LatticeXP devices provide this capability. In addition to these registers, the LatticeXP devices contain two elements to simplify the design of input structures for read operations: the DQS delay block and polarity control logic.

### DLL Calibrated DQS Delay Block

Source Synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment, however in DDR memories the clock (referred to as DQS) is not free running so this approach cannot be used. The DQS Delay block provides the required clock alignment for DDR memory interfaces.

The DQS signal (selected PIOs only) feeds from the PAD through a DQS delay element to a dedicated DQS routing resource. The DQS signal also feeds the polarity control logic which controls the polarity of the clock to the sync registers in the input register blocks. Figures 2-26 and 2-27 show how the polarity control logic are routed to the PIOs.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of calibration (6-bit bus) signals from two DLLs on opposite sides of the device. Each DLL compensates DQS Delays in its half of the device as shown in Figure 2-27. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.

### Polarity Control Logic

In a typical DDR Memory interface design, the phase relation between the incoming delayed DQS strobe and the internal system Clock (during the READ cycle) is unknown.

The LatticeXP family contains dedicated circuits to transfer data between these domains. To prevent setup and hold violations at the domain transfer between DQS (delayed) and the system Clock a clock polarity selector is used. This changes the edge on which the data is registered in the synchronizing registers in the input register block. This requires evaluation at the start of the each READ cycle for the correct clock polarity.

Prior to the READ operation in DDR memories DQS is in tristate (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit detects this transition. This signal is used to control the polarity of the clock to the synchronizing registers.

### sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in eight groups referred to as Banks. The sysIO buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL.

#### sysIO Buffer Banks

LatticeXP devices have eight sysIO buffer banks; each is capable of supporting multiple I/O standards. Each sysIO bank has its own I/O supply voltage ( $V_{CCIO}$ ), and two voltage references  $V_{REF1}$  and  $V_{REF2}$  resources allowing each bank to be completely independent from each other. Figure 2-28 shows the eight banks and their associated supplies.

In the LatticeXP devices, single-ended output buffers and ratioed input buffers (LVTTL, LVCMOS, PCI and PCI-X) are powered using  $V_{CCIO}$ . LVTTL, LVCMOS33, LVCMOS25 and LVCMOS12 can also be set as a fixed threshold input independent of  $V_{CCIO}$ . In addition to the bank  $V_{CCIO}$  supplies, the LatticeXP devices have a  $V_{CC}$  core logic power supply, and a  $V_{CCAUX}$  supply that power all differential and referenced buffers.

Each bank can support up to two separate VREF voltages, VREF1 and VREF2 that set the threshold for the referenced input buffers. In the LatticeXP devices, a dedicated pin in a bank can be configured to be a reference voltage supply pin. Each I/O is individually configurable based on the bank's supply and reference voltages.

## **DC Electrical Characteristics**

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I., I., 1, 2, 4		$0 \le V_{IN} \le (V_{CCIO} - 0.2V)$	—	_	10	μΑ
'IL, 'IH	Input of I/O Leakage	$(V_{CCIO} - 0.2V) < V_{IN} \le 3.6V$	—	_	40	μΑ
I <sub>PU</sub>	I/O Active Pull-up Current	$0 \leq V_{IN} \leq 0.7 \ V_{CCIO}$	-30	_	-150	μΑ
I <sub>PD</sub>	I/O Active Pull-down Current	$V_{IL}$ (MAX) $\leq V_{IN} \leq V_{IH}$ (MAX)	30	_	150	μΑ
I <sub>BHLS</sub>	Bus Hold Low sustaining current	$V_{IN} = V_{IL}$ (MAX)	30	_	—	μΑ
I <sub>BHHS</sub>	Bus Hold High sustaining current	$V_{IN} = 0.7 V_{CCIO}$	-30	_	—	μΑ
I <sub>BHLO</sub>	Bus Hold Low Overdrive current	$0 \le V_{IN} \le V_{IH}$ (MAX)	—	_	150	μΑ
I <sub>BHHO</sub>	Bus Hold High Overdrive current	$0 \le V_{IN} \le V_{IH}$ (MAX)	—	_	-150	μΑ
V <sub>BHT</sub>	Bus Hold trip Points	$0 \le V_{IN} \le V_{IH}$ (MAX)	$V_{IL}$ (MAX)	—	$V_{IH}$ (MIN)	V
C1	I/O Capacitance <sup>3</sup>		_	8	_	pf
C2	Dedicated Input Capacitance <sup>3</sup>		_	8	_	pf

#### **Over Recommended Operating Conditions**

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. Not applicable to SLEEPN/TOE pin.

3. T<sub>A</sub> 25°C, f = 1.0MHz

4. When V<sub>IH</sub> is higher than V<sub>CCIO</sub>, a transient current typically of 30ns in duration or less with a peak current of 6mA can be expected on the high-to-low transition.

# Supply Current (Sleep Mode)<sup>1, 2, 3</sup>

Symbol	Parameter	Device	Typ.⁴	Max	Units
		LFXP3C	12	65	μΑ
		LFXP6C	14	75	μA
I <sub>CC</sub>	Core Power Supply	LFXP10C	16	85	μΑ
		LFXP15C	18	95	μΑ
		LFXP20C	20	105	μA
I <sub>CCP</sub>	PLL Power Supply (per PLL)	All LFXP 'C' Devices	1	5	μΑ
		LFXP3C	2	90	μΑ
		LFXP6C	2	100	μA
ICCAUX	Auxiliary Power Supply	LFXP10C	2	110	μΑ
		LFXP15C	3	120	μΑ
		LFXP20C	4	130	μA
		LFXP3C	2	20	μΑ
		LFXP6C	2	22	μΑ
I <sub>CCIO</sub>	Bank Power Supply <sup>5</sup>	LFXP10C	2	24	μA
		LFXP15C	3	27	μΑ
		LFXP20C	4	30	μΑ
I <sub>CCJ</sub>	VCCJ Power Supply	All LFXP 'C' Devices	1	5	μΑ

1. Assumes all inputs are configured as LVCMOS and held at the VCCIO or GND.

2. Frequency 0MHz.

3. User pattern: blank.

4.  $T_A=25^{\circ}C$ , power supplies at nominal voltage.

5. Per bank.

# Programming and Erase Flash Supply Current<sup>1, 2, 3, 4, 5</sup>

Symbol	Parameter	Device	Typ. <sup>6</sup>	Units
		LFXP3E	30	mA
		LFXP6E	40	mA
		LFXP10E	50	mA
		LFXP15E	60	mA
1	Coro Powor Supply	LFXP20E	70	mA
CC		LFXP3C	50	mA
		LFXP6C	60	mA
		LFXP10C	90	mA
		LFXP15C	100	mA
		LFXP20C	110	mA
		LFXP3E/C	50	mA
		LFXP6E/C	60	mA
ICCAUX	Auxiliary Power Supply $V_{COMUN} = 3.3V$	LFXP10E/C	90	mA
	CCAUX CICL	LFXP15E/C	110	mA
		LFXP20E/C	130	mA
ICCJ	V <sub>CCJ</sub> Power Supply <sup>7</sup>	All	2	mA

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.

2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the  $V_{\mbox{CCIO}}$  or GND.

3. Blank user pattern; typical Flash pattern.

4. Bypass or decoupling capacitor across the supply.

5. JTAG programming is at 1MHz.

6.  $T_A=25^{\circ}C$ , power supplies at nominal voltage.

7. When programming via JTAG.

### LatticeXP External Switching Characteristics

			-5		-4		-3		
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
General I/C	Pin Parameters (Using Primary Clock wit	hout PLL) <sup>1</sup>							
		LFXP3	—	5.12		6.12	—	7.43	ns
		LFXP6	—	5.30	—	6.34	-	7.69	ns
t <sub>CO</sub>	Clock to Output - PIO Output Register	LFXP10	_	5.52		6.60	—	8.00	ns
		LFXP15	—	5.72	—	6.84	-	8.29	ns
		LFXP20	—	5.97	—	7.14	-	8.65	ns
		LFXP3	-0.40	—	-0.28	—	-0.16	—	ns
		LFXP6	-0.33	—	-0.32		-0.30	—	ns
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	LFXP10	-0.61	—	-0.71		-0.81	—	ns
		LFXP15	-0.71	—	-0.77		-0.87	—	ns
		LFXP20	-0.95	—	-1.14		-1.35	—	ns
		LFXP3	2.10	—	2.50		2.98	—	ns
		LFXP6	2.28	—	2.72	—	3.24	—	ns
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	LFXP10	3.02	—	3.51		3.71	—	ns
		LFXP15	2.70	—	3.22		3.85	—	ns
		LFXP20	2.95	—	3.52	—	4.21	—	ns
		LFXP3	2.38	—	2.49	—	2.66	—	ns
		LFXP6	2.92	—	3.18	—	3.42	—	ns
t <sub>SU_DEL</sub>	Clock to Data Setup - PIO Input Register	LFXP10	2.72	—	2.75	—	2.84	—	ns
		LFXP15	2.99	—	3.13	—	3.18	—	ns
		LFXP20	4.47	—	4.56	—	4.80	—	ns
		LFXP3	-0.70	—	-0.80		-0.92	—	ns
		LFXP6	-0.47	—	-0.38	—	-0.31	—	ns
t <sub>H_DEL</sub>	Clock to Data Hold - PIO Input Register with	LFXP10	-0.60	—	-0.47		-0.32	—	ns
	input Data Dolay	LFXP15	-1.05	—	-0.98	—	-1.01	—	ns
		LFXP20	-0.80	—	-0.58	—	-0.31	—	ns
f <sub>MAX_IO</sub>	Clock Frequency of I/O and PFU Register	All	—	400		360	—	320	MHz
DDR I/O Pi	n Parameters <sup>2</sup>						•		
t <sub>DVADQ</sub>	Data Valid After DQS (DDR Read)	All		0.19		0.19	—	0.19	UI
t <sub>DVEDQ</sub>	Data Hold After DQS (DDR Read)	All	0.67		0.67		0.67	_	UI
t <sub>DQVBS</sub>	Data Valid Before DQS	All	0.20	—	0.20		0.20	—	UI
t <sub>DQVAS</sub>	Data Valid After DQS	All	0.20		0.20		0.20	_	UI
f <sub>MAX_DDR</sub>	DDR Clock Frequency	All	95	166	95	133	95	100	MHz
Primary an	d Secondary Clocks								
f <sub>MAX_PRI</sub>	Frequency for Primary Clock Tree	All	—	450		412	—	375	MHz
t <sub>W_PRI</sub>	Clock Pulse Width for Primary Clock	All	1.19	—	1.19		1.19	—	ns
t	Primany Clock Skow within an I/O Bank	LFXP3/6/10/15	—	250	—	300	—	350	ps
'SKEW_PRI		LFXP20	—	300		350	—	400	ps

### **Over Recommended Operating Conditions**

1. General timing numbers based on LVCMOS 2.5, 12mA.

2. DDR timing numbers based on SSTL I/O.

Timing v.F0.11

### Figure 3-5. DDR Timings



# LatticeXP Internal Timing Parameters<sup>1</sup>

		-5		-4		-3		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
PFU/PFF Logic	Mode Timing							
t <sub>LUT4_PFU</sub>	LUT4 Delay (A to D Inputs to F Output)	—	0.28		0.34		0.40	ns
t <sub>LUT6_PFU</sub>	LUT6 Delay (A to D Inputs to OFX Output)		0.44		0.53		0.63	ns
t <sub>LSR_PFU</sub>	Set/Reset to Output of PFU		0.90		1.08		1.29	ns
t <sub>SUM_PFU</sub>	Clock to Mux (M0,M1) Input Setup Time	0.13		0.15		0.19	_	ns
t <sub>HM_PFU</sub>	Clock to Mux (M0,M1) Input Hold Time	-0.04		-0.03	—	-0.03	_	ns
t <sub>SUD_PFU</sub>	Clock to D Input Setup Time	0.13		0.16		0.19	_	ns
t <sub>HD_PFU</sub>	Clock to D Input Hold Time	-0.03		-0.02	—	-0.02		ns
t <sub>CK2Q_PFU</sub>	Clock to Q Delay, D-type Register Configuration		0.40		0.48		0.58	ns
t <sub>LE2Q_PFU</sub>	Clock to Q Delay Latch Configuration		0.53		0.64		0.76	ns
t <sub>LD2Q_PFU</sub>	D to Q Throughput Delay when Latch is Enabled	—	0.55		0.66		0.79	ns
PFU Dual Port M	Nemory Mode Timing							
t <sub>CORAM_PFU</sub>	Clock to Output		0.40		0.48		0.58	ns
t <sub>SUDATA_PFU</sub>	Data Setup Time	-0.18		-0.14	—	-0.11	_	ns
t <sub>HDATA_PFU</sub>	Data Hold Time	0.28		0.34	—	0.40	_	ns
t <sub>SUADDR_PFU</sub>	Address Setup Time	-0.46		-0.37	—	-0.30	_	ns
t <sub>HADDR_PFU</sub>	Address Hold Time	0.71		0.85	—	1.02	_	ns
t <sub>SUWREN_PFU</sub>	Write/Read Enable Setup Time	-0.22		-0.17	—	-0.14	_	ns
t <sub>HWREN_PFU</sub>	Write/Read Enable Hold Time	0.33		0.40	—	0.48	_	ns
PIC Timing								
PIO Input/Outpu	It Buffer Timing							
t <sub>IN_PIO</sub>	Input Buffer Delay		0.62		0.72		0.85	ns
t <sub>OUT_PIO</sub>	Output Buffer Delay	—	2.12		2.54		3.05	ns
IOLOGIC Input/	Output Timing							
t <sub>SUI_PIO</sub>	Input Register Setup Time (Data Before Clock)	1.35		1.83		2.37	_	ns
t <sub>HI_PIO</sub>	Input Register Hold Time (Data After Clock)	0.05		0.05		0.05		ns
t <sub>COO_PIO</sub>	Output Register Clock to Output Delay		0.36		0.44		0.52	ns
t <sub>SUCE_PIO</sub>	Input Register Clock Enable Setup Time	-0.09	—	-0.07	—	-0.06	_	ns
t <sub>HCE_PIO</sub>	Input Register Clock Enable Hold Time	0.13		0.16	—	0.19	_	ns
t <sub>SULSR_PIO</sub>	Set/Reset Setup Time	0.19		0.23	—	0.28	_	ns
t <sub>HLSR_PIO</sub>	Set/Reset Hold Time	-0.14	—	-0.11	—	-0.09	_	ns
EBR Timing								
t <sub>CO_EBR</sub>	Clock to Output from Address or Data		4.01		4.81		5.78	ns
t <sub>COO_EBR</sub>	Clock to Output from EBR Output Register		0.81		0.97		1.17	ns
t <sub>SUDATA_EBR</sub>	Setup Data to EBR Memory	-0.26		-0.21	—	-0.17	_	ns
t <sub>HDATA_EBR</sub>	Hold Data to EBR Memory	0.41		0.49	—	0.59	_	ns
t <sub>SUADDR_EBR</sub>	Setup Address to EBR Memory	-0.26		-0.21	—	-0.17	_	ns
t <sub>HADDR_EBR</sub>	Hold Address to EBR Memory	0.41	—	0.49	—	0.59	—	ns
t <sub>SUWREN_EBR</sub>	Setup Write/Read Enable to EBR Memory	-0.17	—	-0.13	—	-0.11	—	ns
t <sub>HWREN_EBR</sub>	Hold Write/Read Enable to EBR Memory	0.26	—	0.31	—	0.37	—	ns
t <sub>SUCE_EBR</sub>	Clock Enable Setup Time to EBR Output Register	0.19	—	0.23	—	0.28	—	ns
t <sub>HCE EBR</sub>	Clock Enable Hold Time to EBR Output Register	-0.13	—	-0.10	—	-0.08	—	ns

### **Over Recommended Operating Conditions**

# LatticeXP Internal Timing Parameters<sup>1</sup> (Continued)

**Over Recommended Operating Conditions** 

		-	5	-	4	-		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>RSTO_EBR</sub>	Reset To Output Delay Time from EBR Output Register	_	1.61	_	1.94	_	2.32	ns
PLL Parameters								
t <sub>RSTREC</sub>	Reset Recovery to Rising Clock	1.00	_	1.00	-	1.00	—	ns
t <sub>RSTSU</sub>	Reset Signal Setup Time	1.00	-	1.00	_	1.00	—	ns

1. Internal parameters are characterized but not tested on every device. Timing v.F0.11

### sysCLOCK PLL Timing

Parameter	Descriptions	Conditions	Min.	Тур.	Max.	Units
f <sub>IN</sub>	Input Clock Frequency (CLKI, CLKFB)		25		375	MHz
f <sub>OUT</sub>	Output Clock Frequency (CLKOP, CLKOS)		25		375	MHz
f <sub>OUT2</sub>	K-Divider Output Frequency (CLKOK)		0.195		187.5	MHz
f <sub>VCO</sub>	PLL VCO Frequency		375		750	MHz
f <sub>PFD</sub>	Phase Detector Input Frequency		25	—	—	MHz
AC Characte	eristics	-				
t <sub>DT</sub>	Output Clock Duty Cycle	Default duty cycle elected <sup>3</sup>	45	50	55	%
t <sub>PH</sub> ⁴	Output Phase Accuracy		_	_	0.05	UI
+ 1	Output Clock Pariod litter	f <sub>OUT</sub> Š 100MHz	_		+/- 125	ps
OPJIT		f <sub>OUT</sub> < 100MHz	—	—	0.02	UIPP
t <sub>SK</sub>	Input Clock to Output Clock Skew	Divider ratio = integer	_	_	+/- 200	ps
t <sub>W</sub>	Output Clock Pulse Width	At 90% or 10% <sup>3</sup>	1	—	—	ns
t <sub>LOCK</sub> <sup>2</sup>	PLL Lock-in Time		—		150	us
t <sub>PA</sub>	Programmable Delay Unit		100	250	400	ps
t <sub>IPJIT</sub>	Input Clock Period Jitter		—	—	+/- 200	ps
t <sub>FBKDLY</sub>	External Feedback Delay		—	—	10	ns
t <sub>HI</sub>	Input Clock High Time	90% to 90%	0.5			ns
t <sub>LO</sub>	Input Clock Low Time	10% to 10%	0.5	—	—	ns
t <sub>RST</sub>	RST Pulse Width		10			ns

### **Over Recommended Operating Conditions**

1. Jitter sample is taken over 10,000 samples of the primary PLL output with clean reference clock.

2. Output clock is valid after t<sub>LOCK</sub> for PLL reset and dynamic delay adjustment.

3. Using LVDS output buffers.

4. As compared to CLKOP output.

Timing v.F0.11

# LatticeXP "C" Sleep Mode Timing

Parameter	Descriptions		Min.	Тур.	Max.	Units
t <sub>PWRDN</sub>	SLEEPN Low to I/O Tristate	—	20	32	ns	
t <sub>PWRUP</sub>		LFXP3	—	1.4	2.1	ms
		LFXP6	—	1.7	2.4	ms
	SLEEPN High to Power Up	LFXP10	—	1.1	1.8	ms
		LFXP15	—	1.4	2.1	ms
		LFXP20	—	1.7	2.4	ms
t <sub>WSLEEPN</sub>	SLEEPN Pulse Width to Initiate Slee	400	-	—	ns	
t <sub>WAWAKE</sub>	SLEEPN Pulse Rejection	—	_	120	ns	



## LFXP6 & LFXP10 Logic Signal Connections: 256 fpBGA (Cont.)

			LFXP6		LFXP10			
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
K10	GND	-	-	-	GND	-	-	-
K7	GND	-	-	-	GND	-	-	-
K8	GND	-	-	-	GND	-	-	-
K9	GND	-	-	-	GND	-	-	-
L11	GND	-	-	-	GND	-	-	-
L6	GND	-	-	-	GND	-	-	-
T1	GND	-	-	-	GND	-	-	-
T16	GND	-	-	-	GND	-	-	-
D13	VCC	-	-	-	VCC	-	-	-
D4	VCC	-	-	-	VCC	-	-	-
E12	VCC	-	-	-	VCC	-	-	-
E5	VCC	-	-	-	VCC	-	-	-
M12	VCC	-	-	-	VCC	-	-	-
M5	VCC	-	-	-	VCC	-	-	-
N13	VCC	-	-	-	VCC	-	-	-
N4	VCC	-	-	-	VCC	-	-	-
E13	VCCAUX	-	-	-	VCCAUX	-	-	-
E4	VCCAUX	-	-	-	VCCAUX	-	-	-
M13	VCCAUX	-	-	-	VCCAUX	-	-	-
M4	VCCAUX	-	-	-	VCCAUX	-	-	-
F7	VCCIO0	0	-	-	VCCIO0	0	-	-
F8	VCCIO0	0	-	-	VCCIO0	0	-	-
F10	VCCIO1	1	-	-	VCCIO1	1	-	-
F9	VCCIO1	1	-	-	VCCIO1	1	-	-
G11	VCCIO2	2	-	-	VCCIO2	2	-	-
H11	VCCIO2	2	-	-	VCCIO2	2	-	-
J11	VCCIO3	3	-	-	VCCIO3	3	-	-
K11	VCCIO3	3	-	-	VCCIO3	3	-	-
L10	VCCIO4	4	-	-	VCCIO4	4	-	-
L9	VCCIO4	4	-	-	VCCIO4	4	-	-
L7	VCCIO5	5	-	-	VCCIO5	5	-	-
L8	VCCIO5	5	-	-	VCCIO5	5	-	-
J6	VCCIO6	6	-	-	VCCIO6	6	-	-
K6	VCCIO6	6	-	-	VCCIO6	6	-	-
G6	VCCIO7	7	-	-	VCCIO7	7	-	-
H6	VCCI07	7	-	-	VCCIO7	7	-	-

1. Applies to LFXP "C" only.

2. Applies to LFXP "E" only.

3. Supports dedicated LVDS outputs.

# LFXP15 & LFXP20 Logic Signal Connections: 256 fpBGA (Cont.)

			LFXP15		LFXP20			
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
P16	PR37B	3	C³	-	PR41B	3	C <sup>3</sup>	-
R16	PR37A	3	T <sup>3</sup>	DQS	PR41A	3	T <sup>3</sup>	DQS
M15	PR36B	3	-	-	PR40B	3	-	-
N14	PR35A	3	-	VREF1_3	PR39A	3	-	VREF1_3
-	GNDIO3	3	-	-	GNDIO3	3	-	-
M14	PR33B	3	С	-	PR37B	3	С	-
L13	PR33A	3	Т	-	PR37A	3	Т	-
L15	PR32B	3	C <sup>3</sup>	-	PR36B	3	C <sup>3</sup>	-
L14	PR32A	3	T <sup>3</sup>	-	PR36A	3	T <sup>3</sup>	-
L12	PR30A	3	-	-	PR34A	3	-	-
M16	PR29B	3	С	RLM0_PLLC_IN_A	PR33B	3	С	RLM0_PLLC_IN_A
N16	PR29A	3	Т	RLM0_PLLT_IN_A	PR33A	3	Т	RLM0_PLLT_IN_A
-	GNDIO3	3	-	-	GNDIO3	3	-	-
K14	PR28B	3	C³	-	PR32B	3	C³	-
K15	PR28A	3	T <sup>3</sup>	DQS	PR32A	3	T <sup>3</sup>	DQS
K12	PR27B	3	-	-	PR31B	3	-	-
K13	PR26A	3	-	VREF2_3	PR30A	3	-	VREF2_3
L16	PR25B	3	C³	-	PR29B	3	C³	-
K16	PR25A	3	T <sup>3</sup>	-	PR29A	3	T <sup>3</sup>	-
-	GNDIO3	3	-	-	GNDIO3	3	-	-
J15	PR23B	3	C³	-	PR27B	3	C³	-
J14	PR23A	3	T <sup>3</sup>	-	PR27A	3	T <sup>3</sup>	-
J13	GNDP1	-	-	-	GNDP1	-	-	-
J12	VCCP1	-	-	-	VCCP1	-	-	-
-	GNDIO2	2	-	-	GNDIO2	2	-	-
J16	PR21B	2	С	PCLKC2_0	PR21B	2	С	PCLKC2_0
H16	PR21A	2	Т	PCLKT2_0	PR21A	2	Т	PCLKT2_0
H13	PR20B	2	C <sup>3</sup>	-	PR20B	2	C <sup>3</sup>	-
H12	PR20A	2	T <sup>3</sup>	DQS	PR20A	2	T <sup>3</sup>	DQS
H15	PR19B	2	-	-	PR19B	2	-	-
H14	PR18A	2	-	VREF1_2	PR18A	2	-	VREF1_2
-	GNDIO2	2	-	-	GNDIO2	2	-	-
G15	PR17B	2	C <sup>3</sup>	-	PR17B	2	C³	-
G14	PR17A	2	T <sup>3</sup>	-	PR17A	2	T <sup>3</sup>	-
G16	PR16B	2	С	RUM0_PLLC_IN_A	PR16B	2	С	RUM0_PLLC_IN_A
F16	PR16A	2	Т	RUM0_PLLT_IN_A	PR16A	2	Т	RUM0_PLLT_IN_A
G13	PR15B	2	-	-	PR15B	2	-	-
-	GNDIO2	2	-	-	GNDIO2	2	-	-
G12	PR12B	2	С	-	PR12B	2	С	-
F13	PR12A	2	Т	-	PR12A	2	Т	-
B16	PR11B	2	C <sup>3</sup>	-	PR11B	2	C <sup>3</sup>	-
C16	PR11A	2	T <sup>3</sup>	DQS	PR11A	2	T <sup>3</sup>	DQS

# LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

			LFXP15		LFXP20			
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
L1	-	-	-	-	PL23A	7	T³	-
M1	-	-	-	-	PL23B	7	C <sup>3</sup>	-
M2	-	-	-	-	PL24A	7	-	-
L5	VCCP0	-	-	-	VCCP0	-	-	-
N2	GNDP0	-	-	-	GNDP0	-	-	-
N1	-	-	-	-	PL25B	6	-	-
P2	-	-	-	-	PL26A	6	T <sup>3</sup>	-
P1	-	-	-	-	PL26B	6	C <sup>3</sup>	-
M4	PL23A	6	T <sup>3</sup>	-	PL27A	6	T <sup>3</sup>	-
М3	PL23B	6	C <sup>3</sup>	-	PL27B	6	C <sup>3</sup>	-
R2	PL24A	6	Т	PCLKT6_0	PL28A	6	Т	PCLKT6_0
-	GNDIO6	6	-	-	GNDIO6	6	-	-
R1	PL24B	6	С	PCLKC6_0	PL28B	6	С	PCLKC6_0
N3	PL25A	6	Τ³	-	PL29A	6	Τ³	-
N4	PL25B	6	C <sup>3</sup>	-	PL29B	6	C <sup>3</sup>	-
M5	PL26A	6	-	-	PL30A	6	-	-
N5	PL27B	6	-	VREF1_6	PL31B	6	-	VREF1_6
T2	PL28A	6	Τ³	DQS	PL32A	6	Τ³	DQS
T1	PL28B	6	C <sup>3</sup>	-	PL32B	6	C <sup>3</sup>	-
-	GNDIO6	6	-	-	GNDIO6	6	-	-
U2	PL29A	6	Т	LLM0_PLLT_IN_A	PL33A	6	Т	LLM0_PLLT_IN_A
U1	PL29B	6	С	LLM0_PLLC_IN_A	PL33B	6	С	LLM0_PLLC_IN_A
P3	PL30A	6	Τ³	-	PL34A	6	Τ³	-
P4	PL30B	6	C <sup>3</sup>	-	PL34B	6	C <sup>3</sup>	-
P6	PL32A	6	Τ³	-	PL36A	6	T³	-
P5	PL32B	6	C <sup>3</sup>	-	PL36B	6	C <sup>3</sup>	-
-	GNDIO6	6	-	-	GNDIO6	6	-	-
V2	PL33A	6	Т	-	PL37A	6	Т	-
V1	PL33B	6	С	-	PL37B	6	С	-
W2	PL34A	6	Τ³	-	PL38A	6	Τ³	-
W1	PL34B	6	C <sup>3</sup>	-	PL38B	6	C <sup>3</sup>	-
R3	PL35A	6	-	VREF2_6	PL39A	6	-	VREF2_6
R4	PL36B	6	-	-	PL40B	6	-	-
R6	PL37A	6	Τ³	DQS	PL41A	6	T³	DQS
R5	PL37B	6	C <sup>3</sup>	-	PL41B	6	C <sup>3</sup>	-
-	GNDIO6	6	-	-	GNDIO6	6	-	-
Y2	PL38A	6	Т	LLM0_PLLT_FB_A	PL42A	6	Т	LLM0_PLLT_FB_A
Y1	PL38B	6	С	LLM0_PLLC_FB_A	PL42B	6	С	LLM0_PLLC_FB_A
Т3	PL39A	6	T³	-	PL43A	6	T³	-
T4	PL39B	6	C <sup>3</sup>	-	PL43B	6	C <sup>3</sup>	-
W3	PL40A	6	T <sup>3</sup>	-	PL44A	6	T <sup>3</sup>	-
V3	PL40B	6	C <sup>3</sup>	-	PL44B	6	C <sup>3</sup>	-

# LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

			LFXP20					
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
AB5	PB16A	5	Т	-	PB20A	5	Т	-
AB6	PB16B	5	С	-	PB20B	5	C	-
AA8	PB17A	5	Т	-	PB21A	5	Т	-
AA9	PB17B	5	С	VREF2_5	PB21B	5	C	VREF2_5
W10	PB18A	5	Т	-	PB22A	5	Т	-
-	GNDIO5	5	-	-	GNDIO5	5	-	-
V10	PB18B	5	С	-	PB22B	5	C	-
AB7	PB19A	5	Т	-	PB23A	5	Т	-
AB8	PB19B	5	С	-	PB23B	5	C	-
AB9	PB20A	5	Т	-	PB24A	5	Т	-
AB10	PB20B	5	С	-	PB24B	5	С	-
Y10	PB21A	5	-	-	PB25A	5	-	-
AA10	PB22B	5	-	-	PB26B	5	-	-
W11	PB23A	5	Т	DQS	PB27A	5	Т	DQS
V11	PB23B	5	С	-	PB27B	5	С	-
-	GNDIO5	5	-	-	GNDIO5	5	-	-
Y11	PB24A	5	Т	-	PB28A	5	Т	-
AA11	PB24B	5	С	-	PB28B	5	С	-
AB11	PB25A	5	Т	-	PB29A	5	Т	-
AB12	PB25B	5	С	-	PB29B	5	С	-
Y12	PB26A	4	Т	-	PB30A	4	Т	-
AA12	PB26B	4	С	-	PB30B	4	С	-
W12	PB27A	4	Т	PCLKT4_0	PB31A	4	Т	PCLKT4_0
V12	PB27B	4	С	PCLKC4_0	PB31B	4	С	PCLKC4_0
-	GNDIO4	4	-	-	GNDIO4	4	-	-
AB13	PB28A	4	Т	-	PB32A	4	Т	-
AB14	PB28B	4	С	-	PB32B	4	С	-
AA13	PB29A	4	-	-	PB33A	4	-	-
Y13	PB30B	4	-	-	PB34B	4	-	-
AB15	PB31A	4	Т	DQS	PB35A	4	Т	DQS
AB16	PB31B	4	С	VREF1_4	PB35B	4	С	VREF1_4
V13	PB32A	4	Т	-	PB36A	4	Т	-
W13	PB32B	4	С	-	PB36B	4	С	-
AA14	PB33A	4	Т	-	PB37A	4	Т	-
-	GNDIO4	4	-	-	GNDIO4	4	-	-
AA15	PB33B	4	С	-	PB37B	4	С	-
AB17	PB34A	4	Т	-	PB38A	4	Т	-
AB18	PB34B	4	С	-	PB38B	4	С	-
W14	PB35A	4	Т	-	PB39A	4	Т	-
Y14	PB35B	4	С	-	PB39B	4	С	-
U14	PB36A	4	Т	VREF2 4	PB40A	4	Т	VREF2 4
V14	PB36B	4	С	-	PB40B	4	С	-
		1	-		L		-	



# LatticeXP Family Data Sheet Ordering Information

December 2005

Data Sheet DS1001

### **Part Number Description**



### Ordering Information (Contact Factory for Specific Device Availability)

Note:pLatticeXP devices are dual marked. For example, the commercial speed grade LFXP10E-4F256C is also marked with industrial grade -3I (LFXP10E-3F256I). The commercial grade is one speed grade faster than the associated dual mark industrial grade. The slowest commercial speed grade does not have industrial markings. The markings appear as follows:

Lattice
LFXP10E- 4F256C-3I
Datecode

<sup>© 2005</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

			-	-			
Part Number	I/Os	Voltage	Grade	Package	Pins	Temp.	LUTs
LFXP20E-3F484C	340	1.2V	-3	fpBGA	484	COM	19.7K
LFXP20E-4F484C	340	1.2V	-4	fpBGA	484	COM	19.7K
LFXP20E-5F484C	340	1.2V	-5	fpBGA	484	COM	19.7K
LFXP20E-3F388C	268	1.2V	-3	fpBGA	388	COM	19.7K
LFXP20E-4F388C	268	1.2V	-4	fpBGA	388	COM	19.7K
LFXP20E-5F388C	268	1.2V	-5	fpBGA	388	COM	19.7K
LFXP20E-3F256C	188	1.2V	-3	fpBGA	256	COM	19.7K
LFXP20E-4F256C	188	1.2V	-4	fpBGA	256	COM	19.7K
LFXP20E-5F256C	188	1.2V	-5	fpBGA	256	COM	19.7K

### Commercial (Cont.)

#### Industrial

Part Number	l/Os	Voltage	Grade	Package	Pins	Temp.	LUTs
LFXP3C-3Q208I	136	1.8/2.5/3.3V	-3	PQFP	208	IND	3.1K
LFXP3C-4Q208I	136	1.8/2.5/3.3V	-4	PQFP	208	IND	3.1K
LFXP3C-3T144I	100	1.8/2.5/3.3V	-3	TQFP	144	IND	3.1K
LFXP3C-4T144I	100	1.8/2.5/3.3V	-4	TQFP	144	IND	3.1K
LFXP3C-3T100I	62	1.8/2.5/3.3V	-3	TQFP	100	IND	3.1K
LFXP3C-4T100I	62	1.8/2.5/3.3V	-4	TQFP	100	IND	3.1K

Part Number	l/Os	Voltage	Grade	Package	Pins	Temp.	LUTs
LFXP6C-3F256I	188	1.8/2.5/3.3V	-3	fpBGA	256	IND	5.8K
LFXP6C-4F256I	188	1.8/2.5/3.3V	-4	fpBGA	256	IND	5.8K
LFXP6C-3Q208I	142	1.8/2.5/3.3V	-3	PQFP	208	IND	5.8K
LFXP6C-4Q208I	142	1.8/2.5/3.3V	-4	PQFP	208	IND	5.8K
LFXP6C-3T144I	100	1.8/2.5/3.3V	-3	TQFP	144	IND	5.8K
LFXP6C-4T144I	100	1.8/2.5/3.3V	-4	TQFP	144	IND	5.8K

Part Number	l/Os	Voltage	Grade	Package	Pins	Temp.	LUTs
LFXP10C-3F388I	244	1.8/2.5/3.3V	-3	fpBGA	388	IND	9.7K
LFXP10C-4F388I	244	1.8/2.5/3.3V	-4	fpBGA	388	IND	9.7K
LFXP10C-3F256I	188	1.8/2.5/3.3V	-3	fpBGA	256	IND	9.7K
LFXP10C-4F256I	188	1.8/2.5/3.3V	-4	fpBGA	256	IND	9.7K

### Lead-free Packaging

Commercial I/Os Part Number Voltage Grade Package Pins Temp. LUTs LFXP3C-3QN208C PQFP 136 1.8/2.5/3.3V -3 208 COM 3.1K LFXP3C-4QN208C 136 1.8/2.5/3.3V PQFP 208 COM -4 3.1K LFXP3C-5QN208C 136 -5 PQFP 208 COM 1.8/2.5/3.3V 3.1K LFXP3C-3TN144C COM 100 1.8/2.5/3.3V -3 TQFP 144 3.1K LFXP3C-4TN144C COM 100 1.8/2.5/3.3V -4 TQFP 144 3.1K LFXP3C-5TN144C 100 1.8/2.5/3.3V -5 TQFP 144 COM 3.1K LFXP3C-3TN100C 62 1.8/2.5/3.3V TQFP 100 COM 3.1K -3 LFXP3C-4TN100C TQFP 100 COM 62 1.8/2.5/3.3V -4 3.1K LFXP3C-5TN100C 62 -5 TQFP 100 COM 1.8/2.5/3.3V 3.1K

Part Number	l/Os	Voltage	Grade	Package	Pins	Temp.	LUTs
LFXP6C-3FN256C	188	1.8/2.5/3.3V	-3	fpBGA	256	COM	5.8K
LFXP6C-4FN256C	188	1.8/2.5/3.3V	-4	fpBGA	256	COM	5.8K
LFXP6C-5FN256C	188	1.8/2.5/3.3V	-5	fpBGA	256	COM	5.8K
LFXP6C-3QN208C	142	1.8/2.5/3.3V	-3	PQFP	208	COM	5.8K
LFXP6C-4QN208C	142	1.8/2.5/3.3V	-4	PQFP	208	COM	5.8K
LFXP6C-5QN208C	142	1.8/2.5/3.3V	-5	PQFP	208	COM	5.8K
LFXP6C-3TN144C	100	1.8/2.5/3.3V	-3	TQFP	144	COM	5.8K
LFXP6C-4TN144C	100	1.8/2.5/3.3V	-4	TQFP	144	COM	5.8K
LFXP6C-5TN144C	100	1.8/2.5/3.3V	-5	TQFP	144	COM	5.8K

Part Number	l/Os	Voltage	Grade	Package	Pins	Temp.	LUTs
LFXP10C-3FN388C	244	1.8/2.5/3.3V	-3	fpBGA	388	COM	9.7K
LFXP10C-4FN388C	244	1.8/2.5/3.3V	-4	fpBGA	388	COM	9.7K
LFXP10C-5FN388C	244	1.8/2.5/3.3V	-5	fpBGA	388	COM	9.7K
LFXP10C-3FN256C	188	1.8/2.5/3.3V	-3	fpBGA	256	COM	9.7K
LFXP10C-4FN256C	188	1.8/2.5/3.3V	-4	fpBGA	256	COM	9.7K
LFXP10C-5FN256C	188	1.8/2.5/3.3V	-5	fpBGA	256	COM	9.7K

Part Number	I/Os	Voltage	Grade	Package	Pins	Temp.	LUTs
LFXP15C-3FN484C	300	1.8/2.5/3.3V	-3	fpBGA	484	COM	15.5K
LFXP15C-4FN484C	300	1.8/2.5/3.3V	-4	fpBGA	484	COM	15.5K
LFXP15C-5FN484C	300	1.8/2.5/3.3V	-5	fpBGA	484	COM	15.5K
LFXP15C-3FN388C	268	1.8/2.5/3.3V	-3	fpBGA	388	COM	15.5K
LFXP15C-4FN388C	268	1.8/2.5/3.3V	-4	fpBGA	388	COM	15.5K
LFXP15C-5FN388C	268	1.8/2.5/3.3V	-5	fpBGA	388	COM	15.5K
LFXP15C-3FN256C	188	1.8/2.5/3.3V	-3	fpBGA	256	COM	15.5K
LFXP15C-4FN256C	188	1.8/2.5/3.3V	-4	fpBGA	256	COM	15.5K
LFXP15C-5FN256C	188	1.8/2.5/3.3V	-5	fpBGA	256	COM	15.5K