

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	3000
Total RAM Bits	55296
Number of I/O	136
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp3e-4qn208c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	MO	Multipurpose Input
Input	Multi-purpose	M1	Multipurpose Input
Input	Control signal	CE	Clock Enable
Input	Control signal	LSR	Local Set/Reset
Input	Control signal	CLK	System Clock
Input	Inter-PFU signal	FCIN	Fast Carry In ¹
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register Outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 ² MUX depending on the slice
Output	Inter-PFU signal	FCO	For the right most PFU the fast carry chain output ¹

Table 2-1. Slice Signal Descriptions

1. See Figure 2-2 for connection details.

2. Requires two PFUs.

Modes of Operation

Each Slice is capable of four modes of operation: Logic, Ripple, RAM and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

Table 2-2. Slice Modes

	Logic	Ripple	RAM	ROM
PFU Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	SP 16x2	ROM 16x1 x 2
PFF Slice	LUT 4x2 or LUT 5x1	2-bit Arithmetic Unit	N/A	ROM 16x1 x 2

Logic Mode: In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other Slices.

Ripple Mode: Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Ripple mode multiplier building block
- Comparator functions of A and B inputs
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B

Two additional signals: Carry Generate and Carry Propagate are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

RAM Mode: In this mode, distributed RAM can be constructed using each LUT block as a 16x1-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.

Figure 2-17. PIC Diagram



In the LatticeXP family, seven PIOs or four (3.5) PICs are grouped together to provide two LVDS differential pairs, one PIC pair and one single I/O, as shown in Figure 2-18.

Two adjacent PIOs can be joined to provide a differential I/O pair (labeled as "T" and "C"). The PAD Labels "T" and "C" distinguish the two PIOs. Only the PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs.

One of every 14 PIOs (a group of 8 PICs) contains a delay element to facilitate the generation of DQS signals as shown in Figure 2-19. The DQS signal feeds the DQS bus which spans the set of 13 PIOs (8 PICs). The DQS signal from the bus is used to strobe the DDR data from the memory into input register blocks. This interface is designed for memories that support one DQS strobe per eight bits of data.

The exact DQS pins are shown in a dual function in the Logic Signal Connections table in this data sheet. Additional detail is provided in the Signal Descriptions table in this data sheet.

Figure 2-18. Group of Seven PIOs



One PIO Pair

Figure 2-19. DQS Routing

	PIO A PIO B	← PADA "T" LVDS Pair PADB "C"
 	PIO A	PADA "T"
├ ──	PIO B	← PADB "C"
┣	PIO A	PADA "T"
 	PIO B	← PADB "C"
┣───	PIO A	← PADA "T"
†	PIO B	← PADB "C"
	PIO A	SysIO Buffer Delay PADA "T" LVDS Pair
	PIO B	► PADB "C"
┣	PIO A	← PADA "T"
┣	PIO B	PADB "C"
-		
	PIO A	PADA "T"

ΡΙΟ

The PIO contains four blocks: an input register block, output register block, tristate register block and a control logic block. These blocks contain registers for both single data rate (SDR) and double data rate (DDR) operation along with the necessary clock and selection logic. Programmable delay lines used to shift incoming clock and data signals are also included in these blocks.

Input Register Block

The input register block contains delay elements and registers that can be used to condition signals before they are passed to the device core. Figure 2-20 shows the diagram of the input register block.

Input signals are fed from the sysIO buffer to the input register block (as signal DI). If desired the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), a clock (INCK) and

Lattice Semiconductor

in selected blocks the input to the DQS delay block. If one of the bypass options is not chosen, the signal first passes through an optional delay block. This delay, if selected, ensures no positive input-register hold-time requirement when using a global clock.

The input block allows two modes of operation. In the single data rate (SDR) the data is registered, by one of the registers in the single data rate sync register block, with the system clock. In the DDR Mode two registers are used to sample the data on the positive and negative edges of the DQS signal creating two data streams, D0 and D2. These two data streams are synchronized with the system clock before entering the core. Further discussion on this topic is in the DDR Memory section of this data sheet.

Figure 2-21 shows the input register waveforms for DDR operation and Figure 2-22 shows the design tool primitives. The SDR/SYNC registers have reset and clock enable available.

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred from the DQS to the system clock domain. For further discussion of this topic, see the DDR memory section of this data sheet.



Figure 2-20. Input Register Diagram

Figure 2-26. DQS Local Bus



Figure 2-27. DLL Calibration Bus and DQS/DQS Transition Distribution



master serial clock is 2.5MHz. Table 2-10 lists all the available Master Serial Clock frequencies. When a different Master Serial Clock is selected during the design process, the following sequence takes place:

- 1. User selects a different Master Serial Clock frequency for configuration.
- 2. During configuration the device starts with the default (2.5MHz) Master Serial Clock frequency.
- 3. The clock configuration settings are contained in the early configuration bit stream.
- 4. The Master Serial Clock frequency changes to the selected frequency once the clock configuration bits are received.

For further information on the use of this oscillator for configuration, please see details of additional technical documentation at the end of this data sheet.

Table 2-10. Selectable Master Serial Clock (CCLK) Frequencies During Configuration

CCLK (MHz)	CCLK (MHz)	CCLK (MHz)
2.5 ¹	13	45
4.3	15	51
5.4	20	55
6.9	26	60
8.1	30	130
9.2	34	—
10.0	41	—
1. Default	•	•

Density Shifting

The LatticeXP family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

sysIO Single-Ended DC Electrical Characteristics

Input/Output		V _{IL}	V _{IH}		Vol Max.	Vou Min.	la	lou
Standard	Min. (V)	Max. (V)	Min. (V)	Max. (V)	(V)	(V)	(mA)	(mA)
LVCMOS 3.3	-0.3	0.8	2.0	3.6	0.4	V _{CCIO} - 0.4	20, 16, 12, 8, 4	-20, -16, -12, -8, -4
					0.2	V _{CCIO} - 0.2	0.1	-0.1
LVTTL	-0.3	0.8	2.0	3.6	0.4	V _{CCIO} - 0.4	20, 16, 12, 8, 4	-20, -16, -12, -8, -4
				0.2		V _{CCIO} - 0.2	0.1	-0.1
LVCMOS 2.5	-0.3	0.7	1.7	3.6	0.4	V _{CCIO} - 0.4	20, 16, 12, 8, 4	-20, -16, -12, -8, -4
					0.2	V _{CCIO} - 0.2	0.1	-0.1
	-0.3	0.35\/	0.65\/	3.6	0.4	V _{CCIO} - 0.4	16, 12, 8, 4	-16, -12, -8, -4
	-0.5	0.33 v CCIO	0.03 V CCIO	5.0	0.2	V _{CCIO} - 0.2	0.1	-0.1
	-0.3	0.35\/	0.65\/	3.6	0.4	V _{CCIO} - 0.4	8, 4	-8, -4
	-0.5	0.33 v CCIO	0.03 V CCIO	0.2	V _{CCIO} - 0.2	0.1	-0.1	
LVCMOS 1.2	-0.3	0.42	0.78	3.6	0.4	V _{CCIO} - 0.4	6, 2	-6, -2
("C" Version)	-0.5	0.42	0.70	5.0	0.2	V _{CCIO} - 0.2	0.1	-0.1
LVCMOS 1.2	-0.3	0.351/	0.651/	3.6	0.4	V _{CCIO} - 0.4	6, 2	-6, -2
("E" Version)	-0.5	0.33 V CC	0.03 V CC	5.0	0.2	V _{CCIO} - 0.2	0.1	-0.1
PCI	-0.3	0.3V _{CCIO}	0.5V _{CCIO}	3.6	0.1V _{CCIO}	0.9V _{CCIO}	1.5	-0.5
SSTL3 class I	-0.3	V _{REF} - 0.2	V _{REF} + 0.2	3.6	0.7	V _{CCIO} - 1.1	8	-8
SSTL3 class II	-0.3	V _{REF} - 0.2	V _{REF} + 0.2	3.6	0.5	V _{CCIO} - 0.9	16	-16
SSTL2 class I	-0.3	V _{REF} - 0.18	V _{REF} + 0.18	3.6	0.54	V _{CCIO} - 0.62	7.6	-7.6
SSTL2 class II	-0.3	V _{REF} - 0.18	V _{REF} + 0.18	3.6	0.35	V _{CCIO} - 0.43	15.2	-15.2
SSTL18 class I	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	3.6	0.4	V _{CCIO} - 0.4	6.7	-6.7
HSTL15 class I	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCIO} - 0.4	8	-8
HSTL15 class III	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCIO} - 0.4	24	-8
HSTL18 class I	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCIO} - 0.4	9.6	-9.6
HSTL18 class II	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCIO} - 0.4	16	-16
HSTL18 class III	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCIO} - 0.4	24	-8

1. The average DC current drawn by I/Os between GND connections, or between the last GND in an I/O bank and the end of an I/O bank, as shown in the logic signal connections table shall not exceed n * 8mA. Where n is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.

sysIO Differential Electrical Characteristics LVDS

Parameter Symbol	Parameter Description	Test Conditions	Min.	Тур.	Max.	Units
V _{INP,} V _{INM}	Input Voltage		0	_	2.4	V
V _{THD}	Differential Input Threshold		+/-100	_	—	mV
		$100mV \le V_{THD}$	V _{THD} /2	1.2	1.8	V
V _{CM}	Input Common Mode Voltage	$200mV \le V_{THD}$	V _{THD} /2	1.2	1.9	V
		$350mV \le V_{THD}$	V _{THD} /2	1.2	2.0	V
I _{IN}	Input current	Power on or power off	—	_	+/-10	μA
V _{OH}	Output high voltage for V_{OP} or V_{OM}	R _T = 100 ohms	—	1.38	1.60	V
V _{OL}	Output low voltage for V_{OP} or V_{OM}	R _T = 100 ohms	0.9V	1.03	—	V
V _{OD}	Output voltage differential	$(V_{OP} - V_{OM}), R_T = 100 \text{ ohms}$	250	350	450	mV
ΔV _{OD}	Change in V _{OD} between high and low		—	_	50	mV
V _{OS}	Output voltage offset	$(V_{OP} - V_{OM})/2, R_T = 100 \text{ ohms}$	1.125	1.25	1.375	V
ΔV_{OS}	Change in V _{OS} between H and L		—	_	50	mV
I _{OSD}	Output short circuit current	V _{OD} = 0V Driver outputs shorted	—	—	6	mA

Over Recommended Operating Conditions

LVPECL

The LatticeXP devices support differential LVPECL standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-3 is one possible solution for point-to-point signals.

Figure 3-3. Differential LVPECL



	Table 3-3.	LVPECL	DC Condi	tions¹
--	------------	--------	----------	--------

Symbol	Description	Typical	Units
Z _{OUT}	Output impedance	100	ohms
R _P	Driver parallel resistor	187	ohms
R _S	Driver series resistor	100	ohms
R _T	Receiver termination	100	ohms
V _{OH}	Output high voltage	2.03	V
V _{OL}	Output low voltage	1.27	V
V _{OD}	Output differential voltage	0.76	V
V _{CM}	Output common mode voltage	1.65	V
Z _{BACK}	Back impedance	85.7	ohms
I _{DC}	DC output current	12.7	mA

Over Recommended Operating Conditions

1. For input buffer, see LVDS table.

For further information on LVPECL, BLVDS and other differential interfaces please see details of additional technical documentation at the end of the data sheet.

RSDS

The LatticeXP devices support differential RSDS standard. This standard is emulated using complementary LVC-MOS outputs in conjunction with a parallel resistor across the driver outputs. The RSDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.

Typical Building Block Function Performance¹

Pin-to-Pin Performance (LVCMOS25 12 mA Drive)

Function	-5 Timing	Units
Basic Functions	· ·	
16-bit decoder	6.1	ns
32-bit decoder	7.3	ns
64-bit decoder	8.2	ns
4:1 MUX	4.9	ns
8:1 MUX	5.3	ns
16:1 MUX	5.7	ns
32:1 MUX	6.3	ns

Register to Register Performance

Function	-5 Timing	Units
Basic Functions		
16-bit decoder	351	MHz
32-bit decoder	248	MHz
64-bit decoder	237	MHz
4:1 MUX	590	MHz
8:1 MUX	523	MHz
16:1 MUX	434	MHz
32:1 MUX	355	MHz
8-bit adder	343	MHz
16-bit adder	292	MHz
64-bit adder	130	MHz
16-bit counter	388	MHz
32-bit counter	295	MHz
64-bit counter	200	MHz
64-bit accumulator	164	MHz
Embedded Memory Functions	· · · · ·	
Single Port RAM 256x36 bits	254	MHz
True-Dual Port RAM 512x18 bits	254	MHz
Distributed Memory Functions	· · · · ·	
16x2 SP RAM	434	MHz
64x2 SP RAM	332	MHz
128x4 SP RAM	235	MHz
32x2 PDP RAM	322	MHz
64x4 PDP RAM	291	MHz

1. These timing numbers were generated using the ispLEVER design tool. Exact performance may vary with design and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

Timing v.F0.11

LatticeXP External Switching Characteristics

			-5		-4		-3		
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
General I/C	Pin Parameters (Using Primary Clock wit	hout PLL) ¹							
		LFXP3	—	5.12		6.12	—	7.43	ns
		LFXP6	—	5.30	—	6.34	-	7.69	ns
t _{CO}	Clock to Output - PIO Output Register	LFXP10	_	5.52		6.60	—	8.00	ns
		LFXP15	—	5.72	—	6.84	-	8.29	ns
		LFXP20	—	5.97	—	7.14	-	8.65	ns
		LFXP3	-0.40	—	-0.28	—	-0.16	—	ns
		LFXP6	-0.33	—	-0.32		-0.30	—	ns
t _{SU}	Clock to Data Setup - PIO Input Register	LFXP10	-0.61	—	-0.71		-0.81	—	ns
		LFXP15	-0.71	—	-0.77		-0.87	—	ns
	LFXP20	-0.95	—	-1.14		-1.35	—	ns	
		LFXP3	2.10	—	2.50		2.98	—	ns
t _H Clock to Data Hold - PIO Input Register	LFXP6	2.28	—	2.72	—	3.24	—	ns	
	Clock to Data Hold - PIO Input Register	LFXP10	3.02	—	3.51		3.71	—	ns
		LFXP15	2.70	—	3.22		3.85	—	ns
		LFXP20	2.95	—	3.52	—	4.21	—	ns
t _{SU_DEL} Clock to Data Setup - PIO Input Register with Input Data Delay		LFXP3	2.38	—	2.49	—	2.66	—	ns
	LFXP6	2.92	—	3.18	—	3.42	—	ns	
	Clock to Data Setup - PIO Input Register	LFXP10	2.72	—	2.75	—	2.84	—	ns
		LFXP15	2.99	—	3.13	—	3.18	—	ns
		LFXP20	4.47	—	4.56	—	4.80	—	ns
		LFXP3	-0.70	—	-0.80		-0.92	—	ns
		LFXP6	-0.47	—	-0.38	—	-0.31	—	ns
t _{H_DEL}	Clock to Data Hold - PIO Input Register with	LFXP10	-0.60	—	-0.47		-0.32	—	ns
	input Data Dolay	LFXP15	-1.05	—	-0.98	—	-1.01	—	ns
		LFXP20	-0.80	—	-0.58	—	-0.31	—	ns
f _{MAX_IO}	Clock Frequency of I/O and PFU Register	All	—	400		360	—	320	MHz
DDR I/O Pi	n Parameters ²						•		
t _{DVADQ}	Data Valid After DQS (DDR Read)	All		0.19		0.19	—	0.19	UI
t _{DVEDQ}	Data Hold After DQS (DDR Read)	All	0.67		0.67		0.67	_	UI
t _{DQVBS}	Data Valid Before DQS	All	0.20	—	0.20		0.20	—	UI
t _{DQVAS}	Data Valid After DQS	All	0.20		0.20		0.20	_	UI
f _{MAX_DDR}	DDR Clock Frequency	All	95	166	95	133	95	100	MHz
Primary an	d Secondary Clocks								
f _{MAX_PRI}	Frequency for Primary Clock Tree	All	—	450		412	—	375	MHz
t _{W_PRI}	Clock Pulse Width for Primary Clock	All	1.19	—	1.19		1.19	—	ns
t	Primany Clock Skow within an I/O Bank	LFXP3/6/10/15	—	250	—	300	—	350	ps
'SKEW_PRI		LFXP20	—	300		350	—	400	ps

Over Recommended Operating Conditions

1. General timing numbers based on LVCMOS 2.5, 12mA.

2. DDR timing numbers based on SSTL I/O.

Timing v.F0.11

LFXP3 Logic Signal Connections: 100 TQFP (Cont.)

Pin Number	Pin Function	Bank	Differential	Dual Function
44	GNDIO4	4	-	-
45	PB15A	4	Т	PCLKT4_0
46	PB15B	4	С	PCLKC4_0
47	VCCIO4	4	-	-
48	PB19A	4	Т	DQS
49	PB19B	4	С	VREF1_4
50	PB24A	4	-	VREF2_4
51	PR18B	3	C ³	-
52	GNDIO3	3	-	-
53	PR18A	3	T ³	-
54	PR15B	3	-	VREF1_3
55	PR14A	3	-	VREF2_3
56	PR13B	3	С	-
57	PR13A	3	Т	-
58	VCCIO3	3	-	-
59	GNDP1	-	-	-
60	VCCP1	-	-	-
61	PR9B	2	С	PCLKC2_0
62	PR9A	2	Т	PCLKT2_0
63	PR8B	2	С	RUM0_PLLC_IN_A
64	PR8A	2	Т	RUM0_PLLT_IN_A
65	VCCIO2	2	-	-
66	PR6B	2	-	VREF1_2
67	PR5A	2	-	VREF2_2
68	GNDIO2	2	-	-
69	PR3B	2	С	RUM0_PLLC_FB_A
70	PR3A	2	Т	RUM0_PLLT_FB_A
71	VCCAUX	-	-	-
72	TDO	-	-	-
73	VCCJ	-	-	-
74	TDI	-	-	-
75	TMS	-	-	-
76	TCK	-	-	-
77	VCC	-	-	-
78	PT24A	1	-	-
79	PT23A	1	-	D0
80	PT22B	1	-	D1
81	PT21A	1	-	D2
82	VCCIO1	1	-	-
83	PT20B	1	-	D3
84	GNDIO1	1	-	-
85	PT17A	1	-	D4
86	PT16A	1	-	D5
87	PT15B	1	-	D6

LFXP3 & LFXP6 Logic Signal Connections: 144 TQFP

Pin	LFXP3				LFXP6			
Number	Pin Function	Bank	Differential	Dual Function	Pin Function	Bank	Differential	Dual Function
1	PROGRAMN	7	-	-	PROGRAMN	7	-	-
2	CCLK	7	-	-	CCLK	7	-	-
3	GND	-	-	-	GND	-	-	-
4	PL2A	7	T ³	-	PL2A	7	T ³	-
5	PL2B	7	C ³	-	PL2B	7	C ³	-
6	PL3A	7	Т	LUM0_PLLT_FB_A	PL3A	7	Т	LUM0_PLLT_FB_A
7	PL3B	7	С	LUM0_PLLC_FB_A	PL3B	7	C	LUM0_PLLC_FB_A
8	VCCI07	7	-	-	VCCIO7	7	-	-
9	PL5A	7	-	VREF1_7	PL5A	7	-	VREF1_7
10	PL6B	7	-	VREF2_7	PL6B	7	-	VREF2_7
11	GNDIO7	7	-	-	GNDIO7	7	-	-
12	PL7A	7	T ³	DQS	PL7A	7	T ³	DQS
13	PL7B	7	C ³	-	PL7B	7	C ³	-
14	VCC	-	-	-	VCC	-	-	-
15	PL8A	7	Т	LUM0_PLLT_IN_A	PL8A	7	Т	LUM0_PLLT_IN_A
16	PL8B	7	С	LUM0_PLLC_IN_A	PL8B	7	C	LUM0_PLLC_IN_A
17	PL9A	7	T ³	-	PL9A	7	T ³	-
18	PL9B	7	C ³	-	PL9B	7	C ³	-
19	VCCP0	-	-	-	VCCP0	-	-	-
20	GNDP0	-	-	-	GNDP0	-	-	-
21	VCCIO6	6	-	-	VCCIO6	6	-	-
22	PL11A	6	T ³	-	PL16A	6	T ³	-
23	PL11B	6	C ³	-	PL16B	6	C ³	-
24	PL12A	6	Т	PCLKT6_0	PL17A	6	Т	PCLKT6_0
25	PL12B	6	C	PCLKC6_0	PL17B	6	C	PCLKC6_0
26	PL13A	6	T ³	-	PL18A	6	T ³	-
27	PL13B	6	C ³	-	PL18B	6	C ³	-
28	GNDIO6	6	-	-	GNDIO6	6	-	-
29	PL14A	6	-	VREF1_6	PL22A	6	-	VREF1_6
30	PL15B	6	-	VREF2_6	PL23B	6	-	VREF2_6
31	PL16A	6	T°	DQS	PL24A	6	T°	DQS
32	PL16B	6	C³	-	PL24B	6	C³	-
33	PL17A	6	-	-	PL25A	6	-	-
34	PL18A	6	T³	-	PL26A	6	T ³	-
35	PL18B	6	C ³	-	PL26B	6	C ³	-
36	VCCAUX	-	-	-	VCCAUX	-	-	-
37	SLEEPN'/TOE ²	-	-	-	SLEEPN'/TOE ²	-	-	-
38	INITN	5	-	-	INITN	5	-	-
39	VCC	-	-	-	VCC	-	-	-
40	PB2B	5	-	VREF1_5	PB5B	5	-	VREF1_5
41	PB5B	5	-	VREF2_5	PB8B	5	-	VREF2_5
42	PB7A	5	Т	-	PB10A	5	T	-
43	PB7B	5	C	-	PB10B	5	C	-
44	GNDIO5	5	-	-	GNDIO5	5	-	-
45	PB9A	5	-	-	PB12A	5	-	-
46	PB10B	5	-	-	PB13B	5	-	-

LFXP3 & LFXP6 Logic Signal Connections: 208 PQFP (Cont.)

Din			LFXP3		LFXP6				
Number	Pin Function	Bank	Differential	Dual Function	Pin Function	Bank	Differential	Dual Function	
185	PT13A	0	Т	CS1N	PT16A	0	Т	CS1N	
186	PT12B	0	С	PCLKC0_0	PT15B	0	С	PCLKC0_0	
187	PT12A	0	Т	PCLKT0_0	PT15A	0	Т	PCLKT0_0	
188	PT11B	0	С	-	PT14B	0	С	-	
189	VCCIO0	0	-	-	VCCIO0	0	-	-	
190	PT11A	0	Т	DQS	PT14A	0	Т	DQS	
191	PT10B	0	-	-	PT13B	0	-	-	
192	PT9A	0	-	DOUT	PT12A	0	-	DOUT	
193	PT8B	0	С	-	PT11B	0	С	-	
194	GNDIO0	0	-	-	GNDIO0	0	-	-	
195	PT8A	0	Т	WRITEN	PT11A	0	Т	WRITEN	
196	PT7B	0	С	-	PT10B	0	С	-	
197	PT7A	0	Т	VREF1_0	PT10A	0	Т	VREF1_0	
198	PT6B	0	С	-	PT9B	0	С	-	
199	VCCIO0	0	-	-	VCCIO0	0	-	-	
200	PT6A	0	Т	DI	PT9A	0	Т	DI	
201	PT5B	0	С	-	PT8B	0	С	-	
202	PT5A	0	Т	CSN	PT8A	0	Т	CSN	
203	PT4B	0	С	-	PT7B	0	С	-	
204	PT4A	0	Т	-	PT7A	0	Т	-	
205	PT3B	0	-	VREF2_0	PT6B	0	-	VREF2_0	
206	PT2B	0	-	-	PT5B	0	-	-	
207	GND	-	-	-	GND	-	-	-	
208	CFG0	0	-	-	CFG0	0	-	-	

Applies to LFXP "C" only.
Applies to LFXP "E" only.

3. Supports dedicated LVDS outputs.

LFXP6 & LFXP10 Logic Signal Connections: 256 fpBGA (Cont.)

			LFXP6				LFXP10	
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
R8	PB16A	5	Т	-	PB20A	5	Т	-
Т9	PB16B	5	С	-	PB20B	5	С	-
R9	PB17A	4	Т	-	PB21A	4	Т	-
-	GNDIO4	4	-	-	GNDIO4	4	-	-
P9	PB17B	4	С	-	PB21B	4	С	-
T10	PB18A	4	Т	PCLKT4_0	PB22A	4	Т	PCLKT4_0
T11	PB18B	4	С	PCLKC4_0	PB22B	4	С	PCLKC4_0
R10	PB19A	4	Т	-	PB23A	4	Т	-
P10	PB19B	4	С	-	PB23B	4	С	-
N9	PB20A	4	-	-	PB24A	4	-	-
M9	PB21B	4	-	-	PB25B	4	-	-
R12	PB22A	4	Т	DQS	PB26A	4	Т	DQS
-	GNDIO4	4	-	-	GNDIO4	4	-	-
T12	PB22B	4	С	VREF1_4	PB26B	4	С	VREF1_4
P13	PB23A	4	Т	-	PB27A	4	Т	-
R13	PB23B	4	С	-	PB27B	4	С	-
M11	PB24A	4	Т	-	PB28A	4	Т	-
N11	PB24B	4	С	-	PB28B	4	С	-
N10	PB25A	4	Т	-	PB29A	4	Т	-
M10	PB25B	4	С	-	PB29B	4	С	-
T13	PB26A	4	Т	-	PB30A	4	Т	-
-	GNDIO4	4	-	-	GNDIO4	4	-	-
P14	PB26B	4	С	-	PB30B	4	С	-
R11	PB27A	4	Т	VREF2_4	PB31A	4	Т	VREF2_4
P12	PB27B	4	С	-	PB31B	4	С	-
T14	PB28A	4	-	-	PB32A	4	-	-
R14	PB29B	4	-	-	PB33B	4	-	-
P11	PB30A	4	Т	DQS	PB34A	4	Т	DQS
N12	PB30B	4	С	-	PB34B	4	С	-
T15	PB31A	4	Т	-	PB35A	4	Т	-
-	GNDIO4	4	-	-	GNDIO4	4	-	-
R15	PB31B	4	С	-	PB35B	4	С	-
-	GNDIO3	3	-	-	GNDIO3	3	-	-
P15	PR26B	3	C ³	-	PR34B	3	С	RLM0_PLLC_FB_A
N15	PR26A	3	T ³	-	PR34A	3	Т	RLM0_PLLT_FB_A
P16	PR24B	3	C³	-	PR33B	3	C ³	-
R16	PR24A	3	T ³	DQS	PR33A	3	T ³	DQS
M15	PR15B	3	-	-	PR32B	3	-	-
N14	PR23B	3	-	VREF1_3	PR31A	3	-	VREF1_3
-	GNDIO3	3	-	-	GNDIO3	3	-	-
M14	PR25B	3	С	-	PR29B	3	С	-
L13	PR25A	3	Т	-	PR29A	3	Т	-

LFXP10, LFXP15 & LFXP20 Logic Signal Connections: 388 fpBGA (Cont.)

	LFXP10				LFXP15				LFXP20			
Ball Number	Ball Function	Bank	Diff.	Dual Function	Ball Function	Bank	Diff.	Dual Function	Ball Function	Bank	Diff.	Dual Function
K11	GND	-	-	-	GND	-	-	-	GND	-	-	-
K12	GND	-	-	-	GND	-	-	-	GND	-	-	-
K13	GND	-	-	-	GND	-	-	-	GND	-	-	-
K14	GND	-	-	-	GND	-	-	-	GND	-	-	-
K9	GND	-	-	-	GND	-	-	-	GND	-	-	-
L10	GND	-	-	-	GND	-	-	-	GND	-	-	-
L11	GND	-	-	-	GND	-	-	-	GND	-	-	-
L12	GND	-	-	-	GND	-	-	-	GND	-	-	-
L13	GND	-	-	-	GND	-	-	-	GND	-	-	-
L14	GND	-	-	-	GND	-	-	-	GND	-	-	-
L9	GND	-	-	-	GND	-	-	-	GND	-	-	-
M10	GND	-	-	-	GND	-	-	-	GND	-	-	-
M11	GND	-	-	-	GND	-	-	-	GND	-	-	-
M12	GND	-	-	-	GND	-	-	-	GND	-	-	-
M13	GND	-	-	-	GND	-	-	-	GND	-	-	-
M14	GND	-	-	-	GND	-	-	-	GND	-	-	-
M9	GND	-	-	-	GND	-	-	-	GND	-	-	-
N10	GND	-	-	-	GND	-	-	-	GND	-	-	-
N11	GND	-	-	-	GND	-	-	-	GND	-	-	-
N12	GND	-	-	-	GND	-	-	-	GND	-	-	-
N13	GND	-	-	-	GND	-	-	-	GND	-	-	-
N14	GND	-	-	-	GND	-	-	-	GND	-	-	-
N9	GND	-	-	-	GND	-	-	-	GND	-	-	-
P10	GND	-	-	-	GND	-	-	-	GND	-	-	-
P11	GND	-	-	-	GND	-	-	-	GND	-	-	-
P12	GND	-	-	-	GND	-	-	-	GND	-	-	-
P13	GND	-	-	-	GND	-	-	-	GND	-	-	-
P14	GND	-	-	-	GND	-	-	-	GND	-	-	-
P9	GND	-	-	-	GND	-	-	-	GND	-	-	-
R10	GND	-	-	-	GND	-	-	-	GND	-	-	-
R11	GND	-	-	-	GND	-	-	-	GND	-	-	-
R12	GND	-	-	-	GND	-	-	-	GND	-	-	-
R13	GND	-	-	-	GND	-	-	-	GND	-	-	-
R14	GND	-	-	-	GND	-	-	-	GND	-	-	-
H9	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
J15	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
J8	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
K15	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
K8	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
L15	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
L8	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
M15	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
M8	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
N15	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
N8	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
P15	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
P8	VCC	-	-	-	VCC	-	-	-	VCC	-	-	-
R9	VCC	-	-	-	VCC	† -	-	-	VCC	-	-	-
G16	VCCAUX	-	-	-	VCCAUX	-	-	-	VCCAUX	-	-	-
L		۱		1		t						

LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

			LFXP15		LFXP20			
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
D18	-	-	-	-	PT55B	1	С	-
E18	-	-	-	-	PT55A	1	Т	-
C19	-	-	-	-	PT54B	1	C	-
C18	-	-	-	-	PT54A	1	Т	-
C21	-	-	-	-	PT53B	1	C	-
-	GNDIO1	1	-	-	GNDIO1	1	-	-
B21	-	-	-	-	PT53A	1	Т	-
E17	PT48B	1	С	-	PT52B	1	C	-
E16	PT48A	1	Т	-	PT52A	1	Т	-
C17	PT47B	1	С	-	PT51B	1	C	-
D17	PT47A	1	Т	DQS	PT51A	1	Т	DQS
F17	PT46B	1	-	-	PT50B	1	-	-
F16	PT45A	1	-	-	PT49A	1	-	-
C16	PT44B	1	С	-	PT48B	1	C	-
D16	PT44A	1	Т	-	PT48A	1	Т	-
A20	PT43B	1	С	-	PT47B	1	C	-
-	GNDIO1	1	-	-	GNDIO1	1	-	-
B20	PT43A	1	Т	-	PT47A	1	Т	-
A19	PT42B	1	С	-	PT46B	1	C	-
B19	PT42A	1	Т	-	PT46A	1	Т	-
C15	PT41B	1	С	-	PT45B	1	C	-
D15	PT41A	1	Т	-	PT45A	1	Т	-
A18	PT40B	1	С	-	PT44B	1	C	-
B18	PT40A	1	Т	-	PT44A	1	Т	-
F15	PT39B	1	С	VREF1_1	PT43B	1	C	VREF1_1
-	GNDIO1	1	-	-	GNDIO1	1	-	-
E15	PT39A	1	Т	DQS	PT43A	1	Т	DQS
A17	PT38B	1	-	-	PT42B	1	-	-
B17	PT37A	1	-	-	PT41A	1	-	-
E14	PT36B	1	С	-	PT40B	1	C	-
F14	PT36A	1	Т	-	PT40A	1	Т	-
D14	PT35B	1	С	-	PT39B	1	C	-
C14	PT35A	1	Т	D0	PT39A	1	Т	D0
A16	PT34B	1	С	D1	PT38B	1	C	D1
B16	PT34A	1	Т	VREF2_1	PT38A	1	Т	VREF2_1
A15	PT33B	1	С	-	PT37B	1	C	-
B15	PT33A	1	Т	D2	PT37A	1	Т	D2
-	GNDIO1	1	-	-	GNDIO1	1	-	-
E13	PT32B	1	С	D3	PT36B	1	C	D3
D13	PT32A	1	Т	-	PT36A	1	Т	-
C13	PT31B	1	С	-	PT35B	1	C	-
B13	PT31A	1	Т	DQS	PT35A	1	Т	DQS

LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

Ball Number Bank Differential Function Dual Function Bank Support Differential Function Dual Function J5 GND - - GND - - J8 GND - - GND - - J9 GND - - GND - - K10 GND - - GND - - K11 GND - - GND - - K12 GND - - GND - - - K14 GND - - GND - - - K13 GND - - GND - - - K14 GND - - GND - </th <th></th> <th></th> <th></th> <th>LFXP15</th> <th></th> <th colspan="4">LFXP20</th>				LFXP15		LFXP20				
J15 GND . . . GND . . J8 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K13 GND .	Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function	
J8 GND ·	J15	GND	-	-	-	GND	-	-	-	
J9 GND ·	J8	GND	-	-	-	GND	-	-	-	
K10 GND - - GND - - K11 GND - - GND - - K12 GND - - GND - - K13 GND - - GND - - K13 GND - - GND - - K14 GND - - GND - - K4 GND - - GND - - K4 GND - - GND - - - K4 GND - - GND - - - - L10 GND - - GND -<	J9	GND	-	-	-	GND	-	-	-	
K11 GND - - GND - - K12 GND - - GND - - K13 GND - - GND - - K14 GND - - GND - - K9 GND - - GND - - L10 GND - - GND - - L11 GND - - GND - - L12 GND - - GND - - - L13 GND - - GND - - - - L13 GND - - GND -	K10	GND	-	-	-	GND	-	-	-	
K12 GND - - GND - - K14 GND - - GND - - L10 GND - - GND - - L10 GND - - GND - - L11 GND - - GND - - - L12 GND - - GND - - - - L13 GND - - GND - <td< td=""><td>K11</td><td>GND</td><td>-</td><td>-</td><td>-</td><td>GND</td><td>-</td><td>-</td><td>-</td></td<>	K11	GND	-	-	-	GND	-	-	-	
K13 GND . <td>K12</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	K12	GND	-	-	-	GND	-	-	-	
K14 GND - - GND - - L10 GND - - GND - - L10 GND - - GND - - L11 GND - - GND - - L12 GND - - GND - - L13 GND - - GND - - L14 GND - - GND - - L9 GND - - GND - - - M10 GND - - GND - - - M12 GND - - GND - - - M13 GND - - GND - - - - N10 GND - - GND - - - - N11 GND - - GND - - - - -	K13	GND	-	-	-	GND	-	-	-	
K9 GND · · GND · <td>K14</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	K14	GND	-	-	-	GND	-	-	-	
L10 GND - - GND - - L11 GND - - GND - - L12 GND - - GND - - L13 GND - - GND - - L14 GND - - GND - - L14 GND - - GND - - L14 GND - - GND - - M10 GND - - GND - - M10 GND - - GND - - M12 GND - - GND - - M13 GND - - GND - - - M14 GND - - GND - - - - N11 GND - - GND - - - - N11 GND - - </td <td>K9</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	K9	GND	-	-	-	GND	-	-	-	
L11 GND - - GND - - L12 GND - - GND - - L13 GND - - GND - - L14 GND - - GND - - L14 GND - - GND - - M10 GND - - GND - - M10 GND - - GND - - M11 GND - - GND - - - M13 GND - - GND - - - - M13 GND - - GND - - - - N11 GND - - GND -	L10	GND	-	-	-	GND	-	-	-	
L12 GND - - GND - - L13 GND - - GND - - L14 GND - - GND - - L9 GND - - GND - - M10 GND - - GND - - M11 GND - - GND - - M11 GND - - GND - - M11 GND - - GND - - - M13 GND - - GND - - - M13 GND - - GND - - - M14 GND - - GND - - - - N11 GND - - GND - - - - N14 GND - - GND - - - - -	L11	GND	-	-	-	GND	-	-	-	
L13 GND - - GND - - L14 GND - - GND - - L9 GND - - GND - - M10 GND - - GND - - M11 GND - - GND - - M11 GND - - GND - - M11 GND - - GND - - M13 GND - - GND - - - M14 GND - - GND - - - - M14 GND - - GND -	L12	GND	-	-	-	GND	-	-	-	
L14 GND - - GND - - L9 GND - - GND - - M10 GND - - GND - - M11 GND - - GND - - M12 GND - - GND - - M13 GND - - GND - - M13 GND - - GND - - M14 GND - - GND - - - M14 GND - - GND - - - M10 GND - - GND - - - N10 GND - - GND - - - - N11 GND - - GND - - - - N13 GND - - GND - - - - -	L13	GND	-	-	-	GND	-	-	-	
L9 GND ·	L14	GND	-	-	-	GND	-	-	-	
M10 GND · <td>L9</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	L9	GND	-	-	-	GND	-	-	-	
M11 GND · · · · · · M12 GND · · · GND · <	M10	GND	-	-	-	GND	-	-	-	
M12 GND · <td>M11</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M11	GND	-	-	-	GND	-	-	-	
M13 GND - - GND - </td <td>M12</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M12	GND	-	-	-	GND	-	-	-	
M14 GND - - GND - </td <td>M13</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M13	GND	-	-	-	GND	-	-	-	
M9 GND - - - GND - <td>M14</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M14	GND	-	-	-	GND	-	-	-	
N10 GND - - GND - </td <td>M9</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	M9	GND	-	-	-	GND	-	-	-	
N11 GND - - GND - </td <td>N10</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	N10	GND	-	-	-	GND	-	-	-	
N12 GND - - GND - </td <td>N11</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	N11	GND	-	-	-	GND	-	-	-	
N13 GND - - - GND - </td <td>N12</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	N12	GND	-	-	-	GND	-	-	-	
N14 GND - - GND - </td <td>N13</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	N13	GND	-	-	-	GND	-	-	-	
N9 GND - - - GND - <td>N14</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	N14	GND	-	-	-	GND	-	-	-	
P10 GND - - - GND - - - P11 GND - - - GND -	N9	GND	-	-	-	GND	-	-	-	
P11 GND - - - GND - </td <td>P10</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P10	GND	-	-	-	GND	-	-	-	
P12 GND - - - GND - </td <td>P11</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P11	GND	-	-	-	GND	-	-	-	
P13 GND - - - GND - </td <td>P12</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P12	GND	-	-	-	GND	-	-	-	
P14 GND - - GND - </td <td>P13</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P13	GND	-	-	-	GND	-	-	-	
P15 GND - - - GND - - - <th -<="" <="" td=""><td>P14</td><td>GND</td><td>-</td><td>-</td><td>-</td><td>GND</td><td>-</td><td>-</td><td>-</td></th>	<td>P14</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P14	GND	-	-	-	GND	-	-	-
P8 GND - - - GND - <td>P15</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P15	GND	-	-	-	GND	-	-	-	
P9 GND - - GND - <td>P8</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P8	GND	-	-	-	GND	-	-	-	
R14 GND - - GND - </td <td>P9</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	P9	GND	-	-	-	GND	-	-	-	
R9 GND - - GND - <td>R14</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	R14	GND	-	-	-	GND	-	-	-	
F10 VCC - - VCC - </td <td>R9</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td> <td>GND</td> <td>-</td> <td>-</td> <td>-</td>	R9	GND	-	-	-	GND	-	-	-	
F13 VCC - - VCC - </td <td>F10</td> <td>VCC</td> <td>-</td> <td>-</td> <td>-</td> <td>VCC</td> <td>-</td> <td>-</td> <td>-</td>	F10	VCC	-	-	-	VCC	-	-	-	
G10 VCC - - VCC - </td <td>F13</td> <td>VCC</td> <td>-</td> <td>-</td> <td>-</td> <td>VCC</td> <td>-</td> <td>-</td> <td>-</td>	F13	VCC	-	-	-	VCC	-	-	-	
G13 VCC VCC	G10	VCC	-	-	-	VCC	-	-	-	
	G13	VCC	-	-	-	VCC	-	-	-	
G14 VCC VCC	G14	VCC	-	-	-	VCC	-	-	-	

LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

			LFXP15		LFXP20			
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
H13	VCCIO1	1	-	-	VCCIO1	1	-	-
K15	VCCIO2	2	-	-	VCCIO2	2	-	-
L15	VCCIO2	2	-	-	VCCIO2	2	-	-
L16	VCCIO2	2	-	-	VCCIO2	2	-	-
L17	VCCIO2	2	-	-	VCCIO2	2	-	-
M15	VCCIO3	3	-	-	VCCIO3	3	-	-
M16	VCCIO3	3	-	-	VCCIO3	3	-	-
M17	VCCIO3	3	-	-	VCCIO3	3	-	-
N15	VCCIO3	3	-	-	VCCIO3	3	-	-
R12	VCCIO4	4	-	-	VCCIO4	4	-	-
R13	VCCIO4	4	-	-	VCCIO4	4	-	-
T12	VCCIO4	4	-	-	VCCIO4	4	-	-
U12	VCCIO4	4	-	-	VCCIO4	4	-	-
R10	VCCIO5	5	-	-	VCCIO5	5	-	-
R11	VCCIO5	5	-	-	VCCIO5	5	-	-
T11	VCCIO5	5	-	-	VCCIO5	5	-	-
U11	VCCIO5	5	-	-	VCCIO5	5	-	-
M6	VCCIO6	6	-	-	VCCIO6	6	-	-
M7	VCCIO6	6	-	-	VCCIO6	6	-	-
M8	VCCIO6	6	-	-	VCCIO6	6	-	-
N8	VCCIO6	6	-	-	VCCIO6	6	-	-
K8	VCCIO7	7	-	-	VCCI07	7	-	-
L6	VCCIO7	7	-	-	VCCI07	7	-	-
L7	VCCIO7	7	-	-	VCCI07	7	-	-
L8	VCCI07	7	-	-	VCCI07	7	-	-

1. Applies to LFXP "C" only.

Applies to LFXP "E" only.
Supports dedicated LVDS outputs.

Date	Version	Section	Change Summary
September 2005 (cont.)	03.0 (cont.)	DC and Switching Characteristics (cont.)	Updated Typical Building Block Function Performance timing numbers.
			Updated External Switching Characteristics timing numbers.
			Updated Internal Timing Parameters.
			Updated LatticeXP Family timing adders.
			Updated LatticeXP "C" Sleep Mode timing numbers.
			Updated JTAG Port Timing numbers.
		Pinout Information	Added clarification to SLEEPN and TOE description.
			Clarification of dedicated LVDS outputs.
		Supplemental Information	Updated list of technical notes.
September 2005	03.1	Pinout Information	Power Supply and NC Connections table corrected VCCP1 pin number for 208 PQFP.
December 2005	04.0	Introduction	Moved data sheet from Advance to Final.
		Architecture	Added clarification to Typical I/O Behavior During Power-up section.
		DC and Switching Characteristics	Added clarification to Recommended Operating Conditions.
			Updated timing numbers.
		Pinout Information	Updated Signal Descriptions table.
			Added clarification to Differential I/O Per Bank.
			Updated Differential dedicated LVDS output support.
		Ordering Information	Added 208 PQFP lead-free package and ordering part numbers.
February 2006	04.1	Pinout Information	Corrected description of Signal Names VREF1(x) and VREF2(x).
March 2006	04.2	DC and Switching Characteristics	Corrected condition for IIL and IIH.
March 2006	04.3	DC and Switching Characteristics	Added clarification to Recommended Operating Conditions for VCCAUX.
April 2006	04.4	Pinout Information	Removed Bank designator "5" from SLEEPN/TOE ball function.
May 2006	04.5	DC and Switching Characteristics	Added footnote 2 regarding threshold level for PROGRAMN to sysCON- FIG Port Timing Specifications table.
June 2006	04.6	DC and Switching Characteristics	Corrected LVDS25E Output Termination Example.
August 2006	04.7	Architecture	Added clarification to Typical I/O Behavior During Power-Up section.
			Added clarification to Left and Right sysIO Buffer Pair section.
		DC and Switching Characteristics	Changes to LVDS25E Output Termination Example diagram.
December 2006	04.8	Architecture	EBR Asynchronous Reset section added.
February 2007	04.9	Architecture	Updated EBR Asynchronous Reset section.
July 2007	05.0	Introduction	Updated LatticeXP Family Selection Guide table.
		Architecture	Updated Typical I/O Behavior During Power-up text section.
		DC and Switching Characteristics	Updated sysIO Single-Ended DC Electrical Characteristics table. Split out LVCMOS 1.2 by supply voltage.
November 2007	05.1	DC and Switching Characteristics	Added JTAG Port Timing Waveforms diagram.
		Pinout Information	Added Thermal Management text section.
		Supplemental Information	Updated title list.