



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	6000
Total RAM Bits	73728
Number of I/O	188
Number of Gates	-
Voltage - Supply	1.71V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	256-BGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp6c-3f256i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# LatticeXP Family Data Sheet Architecture

July 2007

Data Sheet DS1001

### **Architecture Overview**

The LatticeXP architecture contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR) as shown in Figure 2-1.

On the left and right sides of the PFU array, there are Non-volatile Memory Blocks. In configuration mode this nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG<sup>™</sup> peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the configuration SRAM. With this technology, expensive external configuration memories are not required and designs are secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via wide busses happens in microseconds, providing an "instant-on" capability that allows easy interfacing in many applications.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional unit without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and register functions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used on the outside rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks. For every three rows of PFF blocks there is a row of PFU blocks.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO interfaces. PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. sysMEM EBRs are large dedicated fast memory blocks. They can be configured as RAM or ROM.

The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns as shown in Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Blocks. These PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relationship of the clocks. The LatticeXP architecture provides up to four PLLs per device.

Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sysCONFIG port which allows for serial or parallel device configuration. The LatticeXP devices are available for operation from 3.3V, 2.5V, 1.8V and 1.2V power supplies, providing easy integration into the overall system.

<sup>© 2007</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

#### Slice

Each slice contains two LUT4 lookup tables feeding two registers (programmed to be in FF or Latch mode), and some associated logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select and wider RAM/ROM functions. Figure 2-3 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge/level clocks.

There are 14 input signals: 13 signals from routing and one from the carry-chain (from adjacent slice or PFU). There are 7 outputs: 6 to routing and one to carry-chain (to adjacent PFU). Table 2-1 lists the signals associated with each slice.

#### Figure 2-3. Slice Diagram



#### Lattice Semiconductor

#### Figure 2-6. Secondary Clock Sources



### **Clock Routing**

The clock routing structure in LatticeXP devices consists of four Primary Clock lines and a Secondary Clock network per quadrant. The primary clocks are generated from MUXs located in each quadrant. Figure 2-7 shows this clock routing. The four secondary clocks are generated from MUXs located in each quadrant as shown in Figure 2-8. Each slice derives its clock from the primary clock lines, secondary clock lines and routing as shown in Figure 2-9.





#### Figure 2-17. PIC Diagram



In the LatticeXP family, seven PIOs or four (3.5) PICs are grouped together to provide two LVDS differential pairs, one PIC pair and one single I/O, as shown in Figure 2-18.

Two adjacent PIOs can be joined to provide a differential I/O pair (labeled as "T" and "C"). The PAD Labels "T" and "C" distinguish the two PIOs. Only the PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs.

One of every 14 PIOs (a group of 8 PICs) contains a delay element to facilitate the generation of DQS signals as shown in Figure 2-19. The DQS signal feeds the DQS bus which spans the set of 13 PIOs (8 PICs). The DQS signal from the bus is used to strobe the DDR data from the memory into input register blocks. This interface is designed for memories that support one DQS strobe per eight bits of data.

The exact DQS pins are shown in a dual function in the Logic Signal Connections table in this data sheet. Additional detail is provided in the Signal Descriptions table in this data sheet.

#### Figure 2-18. Group of Seven PIOs



One PIO Pair

#### Figure 2-19. DQS Routing

	PIO A PIO B	← PADA "T" LVDS Pair PADB "C"
<b> </b>	PIO A	PADA "T"
<b>├</b> ──	PIO B	← PADB "C"
┣	PIO A	PADA "T"
<b> </b>	PIO B	← PADB "C"
┣───	PIO A	← PADA "T"
<b>†</b>	PIO B	← PADB "C"
	PIO A	SysIO Buffer Delay PADA "T" LVDS Pair
	PIO B	► PADB "C"
┣	PIO A	← PADA "T"
┣	PIO B	PADB "C"
-		
	PIO A	PADA "T"

#### ΡΙΟ

The PIO contains four blocks: an input register block, output register block, tristate register block and a control logic block. These blocks contain registers for both single data rate (SDR) and double data rate (DDR) operation along with the necessary clock and selection logic. Programmable delay lines used to shift incoming clock and data signals are also included in these blocks.

#### Input Register Block

The input register block contains delay elements and registers that can be used to condition signals before they are passed to the device core. Figure 2-20 shows the diagram of the input register block.

Input signals are fed from the sysIO buffer to the input register block (as signal DI). If desired the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), a clock (INCK) and





#### Figure 2-22. INDDRXB Primitive



#### **Output Register Block**

The output register block provides the ability to register signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation that is combined with an additional latch for DDR operation. Figure 2-23 shows the diagram of the Output Register Block.

In SDR mode, ONEG0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a Dtype or as a latch. In DDR mode, ONEG0 is fed into one register on the positive edge of the clock and OPOS0 is latched. A multiplexer running off the same clock selects the correct register for feeding to the output (D0).

Figure 2-24 shows the design tool DDR primitives. The SDR output register has reset and clock enable available. The additional register for DDR operation does not have reset or clock enable available.

#### Figure 2-26. DQS Local Bus



Figure 2-27. DLL Calibration Bus and DQS/DQS Transition Distribution



### Polarity Control Logic

In a typical DDR Memory interface design, the phase relation between the incoming delayed DQS strobe and the internal system Clock (during the READ cycle) is unknown.

The LatticeXP family contains dedicated circuits to transfer data between these domains. To prevent setup and hold violations at the domain transfer between DQS (delayed) and the system Clock a clock polarity selector is used. This changes the edge on which the data is registered in the synchronizing registers in the input register block. This requires evaluation at the start of the each READ cycle for the correct clock polarity.

Prior to the READ operation in DDR memories DQS is in tristate (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit detects this transition. This signal is used to control the polarity of the clock to the synchronizing registers.

### sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in eight groups referred to as Banks. The sysIO buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL.

#### sysIO Buffer Banks

LatticeXP devices have eight sysIO buffer banks; each is capable of supporting multiple I/O standards. Each sysIO bank has its own I/O supply voltage ( $V_{CCIO}$ ), and two voltage references  $V_{REF1}$  and  $V_{REF2}$  resources allowing each bank to be completely independent from each other. Figure 2-28 shows the eight banks and their associated supplies.

In the LatticeXP devices, single-ended output buffers and ratioed input buffers (LVTTL, LVCMOS, PCI and PCI-X) are powered using  $V_{CCIO}$ . LVTTL, LVCMOS33, LVCMOS25 and LVCMOS12 can also be set as a fixed threshold input independent of  $V_{CCIO}$ . In addition to the bank  $V_{CCIO}$  supplies, the LatticeXP devices have a  $V_{CC}$  core logic power supply, and a  $V_{CCAUX}$  supply that power all differential and referenced buffers.

Each bank can support up to two separate VREF voltages, VREF1 and VREF2 that set the threshold for the referenced input buffers. In the LatticeXP devices, a dedicated pin in a bank can be configured to be a reference voltage supply pin. Each I/O is individually configurable based on the bank's supply and reference voltages.

#### Figure 2-28. LatticeXP Banks



Note: N and M are the maximum number of I/Os per bank.

LatticeXP devices contain two types of sysIO buffer pairs.

#### 1. Top and Bottom sysIO Buffer Pair (Single-Ended Outputs Only)

The sysIO buffer pairs in the top and bottom banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (both ratioed and referenced). The referenced input buffer can also be configured as a differential input.

The two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

Only the I/Os on the top and bottom banks have PCI clamps. Note that the PCI clamp is enabled after  $V_{CC,}$   $V_{CCAUX}$  and  $V_{CCIO}$  are at valid operating levels and the device has been configured.

#### 2. Left and Right sysIO Buffer Pair (Differential and Single-Ended Outputs)

The sysIO buffer pairs in the left and right banks of the device consist of two single-ended output drivers, two sets of single-ended input buffers (both ratioed and referenced) and one differential output driver. The referenced input buffer can also be configured as a differential input. In these banks the two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

Select I/Os in the left and right banks have LVDS differential output drivers. Refer to the Logic Signal Connections tables for more information.

### Figure 3-4. RSDS (Reduced Swing Differential Standard)



#### Table 3-4. RSDS DC Conditions

Parameter	Description	Typical	Units
Z <sub>OUT</sub>	Output impedance	20	ohms
R <sub>S</sub>	Driver series resistor	300	ohms
R <sub>P</sub>	Driver parallel resistor	121	ohms
R <sub>T</sub>	Receiver termination	100	ohms
V <sub>OH</sub>	Output high voltage	1.35	V
V <sub>OL</sub>	Output low voltage	1.15	V
V <sub>OD</sub>	Output differential voltage	0.20	V
V <sub>CM</sub>	Output common mode voltage	1.25	V
Z <sub>BACK</sub>	Back impedance	101.5	ohms
I <sub>DC</sub>	DC output current	3.66	mA

### LatticeXP External Switching Characteristics

				5	-	4	-3		
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
General I/C	Pin Parameters (Using Primary Clock wit	hout PLL) <sup>1</sup>							
		LFXP3	—	5.12		6.12	—	7.43	ns
		LFXP6	—	5.30	—	6.34	-	7.69	ns
t <sub>CO</sub>	Clock to Output - PIO Output Register	LFXP10	_	5.52		6.60	—	8.00	ns
		LFXP15	—	5.72	—	6.84	-	8.29	ns
		LFXP20	—	5.97	—	7.14	-	8.65	ns
		LFXP3	-0.40	—	-0.28	—	-0.16	—	ns
		LFXP6	-0.33	—	-0.32		-0.30	—	ns
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	LFXP10	-0.61	—	-0.71		-0.81	—	ns
		LFXP15	-0.71	—	-0.77		-0.87	—	ns
		LFXP20	-0.95	—	-1.14		-1.35	—	ns
		LFXP3	2.10	—	2.50		2.98	—	ns
		LFXP6	2.28	—	2.72	—	3.24	—	ns
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	LFXP10	3.02	—	3.51		3.71	—	ns
		LFXP15	2.70	—	3.22		3.85	—	ns
		LFXP20	2.95	—	3.52	—	4.21	—	ns
		LFXP3	2.38	—	2.49	—	2.66	—	ns
		LFXP6	2.92	—	3.18	—	3.42	—	ns
t <sub>SU_DEL</sub>	Clock to Data Setup - PIO Input Register	LFXP10	2.72	—	2.75	—	2.84	—	ns
		LFXP15	2.99	—	3.13	—	3.18	—	ns
		LFXP20	4.47	—	4.56	—	4.80	—	ns
		LFXP3	-0.70	—	-0.80		-0.92	—	ns
		LFXP6	-0.47	—	-0.38	—	-0.31	—	ns
t <sub>H_DEL</sub>	Clock to Data Hold - PIO Input Register with	LFXP10	-0.60	—	-0.47		-0.32	—	ns
	input bata bolay	LFXP15	-1.05	—	-0.98	—	-1.01	—	ns
		LFXP20	-0.80	—	-0.58	—	-0.31	—	ns
f <sub>MAX_IO</sub>	Clock Frequency of I/O and PFU Register	All	—	400		360	—	320	MHz
DDR I/O Pi	n Parameters <sup>2</sup>						•		
t <sub>DVADQ</sub>	Data Valid After DQS (DDR Read)	All		0.19		0.19	—	0.19	UI
t <sub>DVEDQ</sub>	Data Hold After DQS (DDR Read)	All	0.67		0.67		0.67	_	UI
t <sub>DQVBS</sub>	Data Valid Before DQS	All	0.20	—	0.20		0.20	—	UI
t <sub>DQVAS</sub>	Data Valid After DQS	All	0.20		0.20		0.20	_	UI
f <sub>MAX_DDR</sub>	DDR Clock Frequency	All	95	166	95	133	95	100	MHz
Primary an	d Secondary Clocks								
f <sub>MAX_PRI</sub>	Frequency for Primary Clock Tree	All	—	450		412	—	375	MHz
t <sub>W_PRI</sub>	Clock Pulse Width for Primary Clock	All	1.19	—	1.19		1.19	—	ns
t	Primany Clock Skow within an I/O Bank	LFXP3/6/10/15	—	250	—	300	—	350	ps
'SKEW_PRI		LFXP20	—	300		350	—	400	ps

#### **Over Recommended Operating Conditions**

1. General timing numbers based on LVCMOS 2.5, 12mA.

2. DDR timing numbers based on SSTL I/O.

Timing v.F0.11

### PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin

PICs Associated with DQS Strobe	PIO within PIC	Polarity	DDR Strobe (DQS) and Data (DQ) Pins
P[Edge] [n_4]	A	True	DQ
	В	Complement	DQ
P[Edge] [p_3]	A	True	DQ
	В	Complement	DQ
P[Edge] [p_2]	A	True	DQ
	В	Complement	DQ
P[Edge] [p-1]	A	True	DQ
P[Edge] [n]			
	В	Complement	DQ
P[Edge] [n+1]	A	True	[Edge]DQSn
	В	Complement	DQ
P[Edge] [n 2]	A	True	DQ
	В	Complement	DQ
P[Edge] [n 3]	A	True	DQ
	В	Complement	DQ

Notes:

1. "n" is a row/column PIC number.

2. The DDR interface is designed for memories that support one DQS strobe per eight bits of data. In some packages, all the potential DDR data (DQ) pins may not be available.

3. The definition of the PIC numbering is provided in the Signal Names column of the Signal Descriptions table in this data sheet.

### Pin Information Summary<sup>1</sup> (Cont.)

		XF	210		XP15		XP20			
Pin Ty	pe	256 fpBGA	388 fpBGA	256 fpBGA	388 fpBGA	484 fpBGA	256 fpBGA	388 fpBGA	484 fpBGA	
Single Ended l	Jser I/O	188	244	188	268	300	188	268	340	
Differential Pai	r User I/O <sup>2</sup>	76	104	76	112	128	76	112	144	
Configuration	Dedicated	11	11	11	11	11	11	11	11	
Configuration	Muxed	14	14	14	14	14	14	14	14	
TAP		5	5	5	5	5	5	5	5	
Dedicated (total without s	upplies)	6	6	6	6	6	6	6	6	
V <sub>CC</sub>		8	14	8	14	28	8	14	28	
V <sub>CCAUX</sub>		4	4	4	4	12	4	4	12	
V <sub>CCPLL</sub>		2	2	2	2	2	2	2	2	
	Bank0	2	5	2	5	4	2	5	4	
	Bank1	2	5	2	5	4	2	5	4	
	Bank2	2	4	2	4	4	2	4	4	
V	Bank3	2	4	2	4	4	2	4	4	
V CCIO	Bank4	2	5	2	5	4	2	5	4	
	Bank5	2	5	2	5	4	2	5	4	
	Bank6	2	4	2	4	4	2	4	4	
	Bank7	2	4	2	4	4	2	4	4	
GND		24	50	24	50	56	24	50	56	
GND <sub>PLL</sub>		2	2	2	2	2	2	2	2	
NC		0	24	0	0	40	0	0	0	
	Bank0	26/11	33/14	26/11	39/16	40/17	26/11	39/16	47/20	
	Bank1	26/11	33/14	26/11	39/16	40/17	26/11	39/16	47/20	
	Bank2	21/8	28/12	21/8	28/12	35/15	21/8	28/12	38/16	
Single Ended/	Bank3	21/8	28/12	21/8	28/12	35/15	21/8	28/12	38/16	
per Bank <sup>2</sup>	Bank4	26/11	33/14	26/11	39/16	40/17	26/11	39/16	47/20	
	Bank5	26/11	33/14	26/11	39/16	40/17	26/11	39/16	47/20	
	Bank6	21/8	28/12	21/8	28/12	35/15	21/8	28/12	38/16	
	Bank7	21/8	28/12	21/8	28/12	35/15	21/8	28/12	38/16	
V <sub>CCJ</sub>		1	1	1	1	1	1	1	1	

1. During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.

2. The differential I/O per bank includes both dedicated LVDS and emulated LVDS pin pairs. Please see the Logic Signal Connections table for more information.

## LFXP3 & LFXP6 Logic Signal Connections: 144 TQFP (Cont.)

Din			LFXP3		LFXP6				
Number	Pin Function	Bank	Differential	Dual Function	Pin Function	Bank	Differential	Dual Function	
93	PR9A	2	Т	PCLKT2_0	PR12A	2	Т	PCLKT2_0	
94	PR8B	2	С	RUM0_PLLC_IN_A	PR8B	2	С	RUM0_PLLC_IN_A	
95	PR8A	2	Т	RUM0_PLLT_IN_A PR8A		2	Т	RUM0_PLLT_IN_A	
96	PR7B	2	C <sup>3</sup>	-	PR7B	2	C <sup>3</sup>	-	
97	PR7A	2	T <sup>3</sup>	DQS PR7A 2 T <sup>3</sup>		T <sup>3</sup>	DQS		
98	VCCIO2	2	-	- VCCIO2 2 -		-			
99	PR6B	2	-	VREF1_2	PR6B	2	-	VREF1_2	
100	PR5A	2	-	VREF2_2	PR5A	2	-	VREF2_2	
101	GNDIO2	2	-	-	GNDIO2	2	-	-	
102	PR3B	2	С	RUM0_PLLC_FB_A	PR3B	2	С	RUM0_PLLC_FB_A	
103	PR3A	2	Т	RUM0_PLLT_FB_A	PR3A	2	Т	RUM0_PLLT_FB_A	
104	PR2B	2	C <sup>3</sup>	-	PR2B	2	C <sup>3</sup>	-	
105	PR2A	2	T <sup>3</sup>	-	PR2A	2	T <sup>3</sup>	-	
106	VCCAUX	-	-	-	VCCAUX	-	-	-	
107	TDO	-	-	-	TDO	-	-	-	
108	VCCJ	-	-	-	VCCJ	-	-	-	
109	TDI	-	-	-	TDI	-	-	-	
110	TMS	-	-	-	TMS	-	-	-	
111	ТСК	-	-	-	TCK	-	-	-	
112	VCC	-	-	-	VCC	-	-	-	
113	PT25A	1	-	VREF1_1	PT28A	1	-	VREF1_1	
114	PT24A	1	-	-	PT27A	1	-	-	
115	PT23A	1	-	D0	PT26A	1	-	D0	
116	PT22B	1	С	D1	PT25B	1	С	D1	
117	PT22A	1	Т	VREF2_1	PT25A	1	Т	VREF2_1	
118	PT21A	1	-	D2	PT24A	1	-	D2	
119	VCCIO1	1	-	-	VCCI01	1	-	-	
120	PT20B	1	-	D3	PT23B	1	-	D3	
121	GNDIO1	1	-	-	GNDIO1	1	-	-	
122	PT17A	1	-	D4	PT20A	1	-	D4	
123	PT16A	1	-	D5	PT19A	1	-	D5	
124	PT15B	1	С	D6	PT18B	1	С	D6	
125	PT15A	1	Т	-	PT18A	1	Т	-	
126	PT14B	1	-	D7	PT17B	1	-	D7	
127	GND	-	-	-	GND	-	-	-	
128	PT13B	0	С	BUSY	PT16B	0	С	BUSY	
129	PT13A	0	Т	CS1N	PT16A	0	Т	CS1N	
130	PT12B	0	С	PCLKC0_0	PT15B	0	С	PCLKC0_0	
131	PT12A	0	Т	PCLKT0_0	PT15A	0	Т	PCLKT0_0	
132	PT11B	0	С	-	PT14B	0	С	-	
133	VCCIO0	0	-	-	VCCIO0	0	-	-	
134	PT11A	0	Т	DQS	PT14A	0	Т	DQS	
135	PT9A	0	-	DOUT	PT12A	0	-	DOUT	
136	GNDIO0	0	-	-	GNDIO0	0	-	-	
137	PT8A	0	-	WRITEN	PT11A	0	-	WRITEN	
138	PT7A	0	-	VREF1_0	PT10A	0	-	VREF1_0	

### LFXP6 & LFXP10 Logic Signal Connections: 256 fpBGA (Cont.)

			LFXP6		LFXP10				
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function	
K10	GND	-	-	-	GND	-	-	-	
K7	GND	-	-	-	GND	-	-	-	
K8	GND	-	-	-	GND	-	-	-	
K9	GND	-	-	-	GND	-	-	-	
L11	GND	-	-	-	GND	-	-	-	
L6	GND	-	-	-	GND	-	-	-	
T1	GND	-	-	-	GND	-	-	-	
T16	GND	-	-	-	GND	-	-	-	
D13	VCC	-	-	-	VCC	-	-	-	
D4	VCC	-	-	-	VCC	-	-	-	
E12	VCC	-	-	-	VCC	-	-	-	
E5	VCC	-	-	-	VCC	-	-	-	
M12	VCC	-	-	-	VCC	-	-	-	
M5	VCC	-	-	-	VCC	-	-	-	
N13	VCC	-	-	-	VCC	-	-	-	
N4	VCC	-	-	-	VCC	-	-	-	
E13	VCCAUX	-	-	-	VCCAUX	-	-	-	
E4	VCCAUX	-	-	-	VCCAUX	-	-	-	
M13	VCCAUX	-	-	-	VCCAUX	-	-	-	
M4	VCCAUX	-	-	-	VCCAUX	-	-	-	
F7	VCCIO0	0	-	-	VCCIO0	0	-	-	
F8	VCCIO0	0	-	-	VCCIO0	0	-	-	
F10	VCCIO1	1	-	-	VCCIO1	1	-	-	
F9	VCCIO1	1	-	-	VCCIO1	1	-	-	
G11	VCCIO2	2	-	-	VCCIO2	2	-	-	
H11	VCCIO2	2	-	-	VCCIO2	2	-	-	
J11	VCCIO3	3	-	-	VCCIO3	3	-	-	
K11	VCCIO3	3	-	-	VCCIO3	3	-	-	
L10	VCCIO4	4	-	-	VCCIO4	4	-	-	
L9	VCCIO4	4	-	-	VCCIO4	4	-	-	
L7	VCCIO5	5	-	-	VCCIO5	5	-	-	
L8	VCCIO5	5	-	-	VCCIO5	5	-	-	
J6	VCCIO6	6	-	-	VCCIO6	6	-	-	
K6	VCCIO6	6	-	-	VCCIO6	6	-	-	
G6	VCCIO7	7	-	-	VCCIO7	7	-	-	
H6	VCCI07	7	-	-	VCCI07	7	-	-	

1. Applies to LFXP "C" only.

2. Applies to LFXP "E" only.

3. Supports dedicated LVDS outputs.

## LFXP15 & LFXP20 Logic Signal Connections: 256 fpBGA (Cont.)

			LFXP15		LFXP20				
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function	
G10	GND	-	-	-	GND	-	-	-	
G7	GND	-	-	-	GND	-	-	-	
G8	GND	-	-	-	GND	-	-	-	
G9	GND	-	-	-	GND	-	-	-	
H10	GND	-	-	-	GND	-	-	-	
H7	GND	-	-	-	GND	-	-	-	
H8	GND	-	-	-	GND	-	-	-	
H9	GND	-	-	-	GND	-	-	-	
J10	GND	-	-	-	GND	-	-	-	
J7	GND	-	-	-	GND	-	-	-	
J8	GND	-	-	-	GND	-	-	-	
J9	GND	-	-	-	GND	-	-	-	
K10	GND	-	-	-	GND	-	-	-	
K7	GND	-	-	-	GND	-	-	-	
K8	GND	-	-	-	GND	-	-	-	
K9	GND	-	-	-	GND	-	-	-	
L11	GND	-	-	-	GND	-	-	-	
L6	GND	-	-	-	GND	-	-	-	
T1	GND	-	-	-	GND	-	-	-	
T16	GND	-	-	-	GND	-	-	-	
D13	VCC	-	-	-	VCC	-	-	-	
D4	VCC	-	-	-	VCC	-	-	-	
E12	VCC	-	-	-	VCC	-	-	-	
E5	VCC	-	-	-	VCC	-	-	-	
M12	VCC	-	-	-	VCC	-	-	-	
M5	VCC	-	-	-	VCC	-	-	-	
N13	VCC	-	-	-	VCC	-	-	-	
N4	VCC	-	-	-	VCC	-	-	-	
E13	VCCAUX	-	-	-	VCCAUX	-	-	-	
E4	VCCAUX	-	-	-	VCCAUX	-	-	-	
M13	VCCAUX	-	-	-	VCCAUX	-	-	-	
M4	VCCAUX	-	-	-	VCCAUX	-	-	-	
F7	VCCIO0	0	-	-	VCCIO0	0	-	-	
F8	VCCIO0	0	-	-	VCCIO0	0	-	-	
F10	VCCIO1	1	-	-	VCCIO1	1	-	-	
F9	VCCIO1	1	-	-	VCCIO1	1	-	-	
G11	VCCIO2	2	-	-	VCCIO2	2	-	-	
H11	VCCIO2	2	-	-	VCCIO2	2	-	-	
J11	VCCIO3	3	-	-	VCCIO3	3	-	-	
K11	VCCIO3	3	-	-	VCCIO3	3	-	-	
L10	VCCIO4	4	-	-	VCCIO4	4	-	-	
L9	VCCIO4	4	-	-	VCCIO4	4	-	-	
		1	1			1			

# LFXP10, LFXP15 & LFXP20 Logic Signal Connections: 388 fpBGA

		I	FXP1	)		L	_FXP1	5	LFXP20			)
Ball Number	Ball Function	Bank	Diff.	Dual Function	Ball Function	Bank	Diff.	Dual Function	Ball Function	Bank	Diff.	Dual Function
F4	PROGRAMN	7	-	-	PROGRAMN	7	-	-	PROGRAMN	7	-	-
G4	CCLK	7	-	-	CCLK	7	-	-	CCLK	7	-	-
-	GNDIO7	7	-	-	GNDIO7	7	-	-	GNDIO7	7	-	-
D2	PL2A	7	T <sup>3</sup>	-	PL6A	7	T <sup>3</sup>	-	PL6A	7	T <sup>3</sup>	-
D1	PL2B	7	C <sup>3</sup>	-	PL6B	7	C <sup>3</sup>	-	PL6B	7	C <sup>3</sup>	-
-	GNDIO7	7	-	-	GNDIO7	7	-	-	GNDIO7	7	-	-
E2	PL3A	7	Т	LUM0_PLLT_FB_A	PL7A	7	Т	LUM0_PLLT_FB_A	PL7A	7	Т	LUM0_PLLT_FB_A
E3	PL3B	7	С	LUM0_PLLC_FB_A	PL7B	7	С	LUM0_PLLC_FB_A	PL7B	7	С	LUM0_PLLC_FB_A
F3	PL4A	7	T <sup>3</sup>	-	PL8A	7	T <sup>3</sup>	-	PL8A	7	T <sup>3</sup>	-
F2	PL4B	7	C <sup>3</sup>	-	PL8B	7	C <sup>3</sup>	-	PL8B	7	C <sup>3</sup>	-
H4	PL5A	7	-	-	PL9A	7	-	-	PL9A	7	-	-
H3	PL6B	7	-	VREF1_7	PL10B	7	-	VREF1_7	PL10B	7	-	VREF1_7
G3	PL7A	7	T <sup>3</sup>	DQS	PL11A	7	T <sup>3</sup>	DQS	PL11A	7	T <sup>3</sup>	DQS
G2	PL7B	7	C <sup>3</sup>	-	PL11B	7	C <sup>3</sup>	-	PL11B	7	C <sup>3</sup>	-
-	GNDIO7	7	-	-	GNDIO7	7	-	-	GNDIO7	7	-	-
F1	PL8A	7	Т	-	PL12A	7	Т	-	PL12A	7	Т	-
E1	PL8B	7	С	-	PL12B	7	С	-	PL12B	7	С	-
J4	PL9A	7	T <sup>3</sup>	-	PL13A	7	T <sup>3</sup>	-	PL13A	7	T <sup>3</sup>	-
K4	PL9B	7	C <sup>3</sup>	-	PL13B	7	C <sup>3</sup>	-	PL13B	7	C <sup>3</sup>	-
G1	PL11A	7	T <sup>3</sup>	-	PL15A	7	T <sup>3</sup>	-	PL15A	7	T <sup>3</sup>	-
H2	PL11B	7	C <sup>3</sup>	-	PL15B	7	C <sup>3</sup>	-	PL15B	7	C <sup>3</sup>	-
-	GNDIO7	7	-	-	GNDIO7	7	-	-	GNDIO7	7	-	-
J2	PL12A	7	т	LUM0 PLLT IN A	PL16A	7	т	LUM0 PLLT IN A	PL16A	7	т	LUM0 PLLT IN A
H1	PL12B	7	С	LUM0 PLLC IN A	PL16B	7	С	LUM0 PLLC IN A	PL16B	7	С	LUM0 PLLC IN A
J1	PL13A	7	T <sup>3</sup>		PL17A	7	T <sup>3</sup>		PL17A	7	T <sup>3</sup>	
K2	PL13B	7	C <sup>3</sup>	-	PL17B	7	C <sup>3</sup>	-	PL17B	7	C <sup>3</sup>	-
КЗ	PL14A	7	_	VREF2 7	PL18A	7	-	VREF2 7	PL18A	7	-	VREF2 7
J3	PL15B	7	-	-	PL19B	7	-	-	PL19B	7	-	-
K1	PL16A	7	T <sup>3</sup>	DQS	PL20A	7	T <sup>3</sup>	DQS	PL20A	7	T <sup>3</sup>	DQS
-	GNDIO7	7	-		GNDIO7	7	-		GNDIO7	7	-	
L2	PL16B	7	C <sup>3</sup>	-	PL20B	7	C <sup>3</sup>	-	PL20B	7	C <sup>3</sup>	-
13	PI 17A	7	T	-	PI 21A	7	Т	-	PI 21A	7	T	-
14	PI 17B	7	C	-	PI 21B	7	C	-	PI 21B	7	C	-
11	PI 18A	7	T <sup>3</sup>	-	PI 22A	7	т <sup>3</sup>	-	PI 22A	7	T <sup>3</sup>	-
 M1	PI 18B	7	C <sup>3</sup>	-	PI 22B	7	C <sup>3</sup>	-	PI 22B	7	C <sup>3</sup>	-
M2	VCCP0	-	-	-	VCCP0	-	-	-	VCCP0	-	-	_
N1	GNDP0	-	-	-	GNDP0	-	-	-	GNDP0	-	-	_
M3	PI 19A	6	T <sup>3</sup>	_	PI 23A	6	T <sup>3</sup>	_	PI 27A	6	T <sup>3</sup>	_
M4	PI 19B	6	С <sup>3</sup>	_	PL23B	6	C <sup>3</sup>	_	PI 27B	6	C <sup>3</sup>	_
P1		6	т	PCI KT6 0	PI 24A	6	т	PCI KT6 0	PI 284	6	т	PCLKT6 0
	GNDIO6	6		-		6		-	GNDIO6	6	-	-
N2	PI 20B	6	C C			6	C C		PI 28B	6		
R1		6	т <sup>3</sup>	-	PI 25A	6	т <sup>3</sup>		PI 20A	6	т <sup>3</sup>	
P2	PL 21B	6	- C <sup>3</sup>		PL 25B	6	- C <sup>3</sup>	_	PI 20B	6	C <sup>3</sup>	_
N2	PI 2210	6	-		PI 26A	6	-	-	PI 204	6	-	-
N/A		6	-	VREE1 6		6				6	-	
T1		6	- Т <sup>3</sup>			6	- т <sup>3</sup>		DI 22A	6	- Т <sup>3</sup>	
- 11 - D0		6	C <sup>3</sup>	000		6	∩ <sup>3</sup>	003	PLOZA	6	C <sup>3</sup>	000
n2		0	<u> </u>	-		6	U.	-		6	U.	-
-	GINDIO6	6	-	-	GINDIO6	0	-	-	GINDIO6	0	-	-

## LFXP10, LFXP15 & LFXP20 Logic Signal Connections: 388 fpBGA (Cont.)

		L	FXP1	0		LFXP15					LFXP20		
Ball Number	Ball Function	Bank	Diff.	Dual Function	Ball Function	Bank	Diff.	Dual Function	Ball Function	Bank	Diff.	Dual Function	
M21	VCCP1	-	-	-	VCCP1	-	-	-	VCCP1	-	-	-	
-	GNDIO2	2	-	-	GNDIO2	2	-	-	GNDIO2	2	-	-	
M22	PR18B	2	C <sup>3</sup>	-	PR22B	2	C <sup>3</sup>	-	PR22B	2	C <sup>3</sup>	-	
L22	PR18A	2	T <sup>3</sup>	-	PR22A	2	T <sup>3</sup>	-	PR22A	2	T <sup>3</sup>	-	
K22	PR17B	2	С	PCLKC2_0	PR21B	2	С	PCLKC2_0	PR21B	2	С	PCLKC2_0	
K21	PR17A	2	Т	PCLKT2_0	PR21A	2	Т	PCLKT2_0	PR21A	2	Т	PCLKT2_0	
L19	PR16B	2	C <sup>3</sup>	-	PR20B	2	C <sup>3</sup>	-	PR20B	2	C <sup>3</sup>	-	
K20	PR16A	2	T <sup>3</sup>	DQS	PR20A	2	T <sup>3</sup>	DQS	PR20A	2	T <sup>3</sup>	DQS	
L20	PR15B	2	-	-	PR19B	2	-	-	PR19B	2	-	-	
L21	PR14A	2	-	VREF1_2	PR18A	2	-	VREF1_2	PR18A	2	-	VREF1_2	
-	GNDIO2	2	-	-	GNDIO2	2	-	-	GNDIO2	2	-	-	
J22	PR13B	2	C <sup>3</sup>	-	PR17B	2	C <sup>3</sup>	-	PR17B	2	C <sup>3</sup>	-	
J21	PR13A	2	T <sup>3</sup>	-	PR17A	2	T <sup>3</sup>	-	PR17A	2	T <sup>3</sup>	-	
H22	PR12B	2	С	RUM0_PLLC_IN_A	PR16B	2	С	RUM0_PLLC_IN_A	PR16B	2	С	RUM0_PLLC_IN_A	
H21	PR12A	2	Т	RUM0_PLLT_IN_A	PR16A	2	Т	RUM0_PLLT_IN_A	PR16A	2	Т	RUM0_PLLT_IN_A	
K19	PR11B	2	C <sup>3</sup>	-	PR15B	2	C <sup>3</sup>	-	PR15B	2	C <sup>3</sup>	-	
J19	PR11A	2	T <sup>3</sup>	-	PR15A	2	T <sup>3</sup>	-	PR15A	2	T <sup>3</sup>	-	
-	GNDIO2	2	-	-	GNDIO2	2	-	-	GNDIO2	2	-	-	
J20	PR9B	2	C <sup>3</sup>	-	PR13B	2	C <sup>3</sup>	-	PR13B	2	C <sup>3</sup>	-	
H20	PR9A	2	T <sup>3</sup>	-	PR13A	2	T <sup>3</sup>	-	PR13A	2	T <sup>3</sup>	-	
H19	PR8B	2	С	-	PR12B	2	С	-	PR12B	2	С	-	
G19	PR8A	2	Т	-	PR12A	2	т	-	PR12A	2	Т	-	
G22	PR7B	2	C³	-	PR11B	2	C <sup>3</sup>	-	PR11B	2	C <sup>3</sup>	-	
G21	PR7A	2	T <sup>3</sup>	DQS	PR11A	2	T <sup>3</sup>	DQS	PR11A	2	T <sup>3</sup>	DQS	
-	GNDIO2	2	-		GNDIO2	2	-		GNDIO2	2	-		
F20	PR6B	2	-	-	PR10B	2	-	-	PR10B	2	-	-	
G20	PR5A	2	-	VREF2 2	PR9A	2	-	VREF2 2	PR9A	2	-	VREF2_2	
F22	PB4B	2	C3	-	PB8B	2	C3	-	PB8B	2	C <sup>3</sup>	-	
F21	PR4A	2	- T <sup>3</sup>	-	PB8A	2	- T <sup>3</sup>	-	PR8A	2	- T <sup>3</sup>	-	
F22	PB3B	2	C	BUMO PLIC FB A	PB7B	2	C.	BUMO PLIC FB A	PB7B	2	C.	BUMO PLIC FB A	
E22	PR3A	2	т	BUMO PLIT FR A	PR7A	2	т	BUMO PLIT FR A	PR7A	2	т	BUMO PLIT FB A	
D22	PR2B	2	C <sup>3</sup>	-	PB6B	2	C <sup>3</sup>	-	PR6B	2	С <sup>3</sup>	-	
D21	PR2A	2	т <sup>3</sup>	_	PR6A	2	т <sup>3</sup>	-	PR6A	2	т <sup>3</sup>	_	
-	GNDIO2	2		-	GNDIO2	2			GNDIO2	2		-	
F19		-	-	-		-	-	-		-	-	-	
F20	VCCI	-		_	VCCI	-	_	-	VCCI	-		-	
D20		-		_		-	_	-		-		-	
D19	TMS	-	_	_	TMS	-			TMS	-		-	
D18	TCK	-	_	_	TCK	-			TCK	-		-	
DIO		1	_	_		1	_	_		1		_	
- E10	GINDIOT		-	-		1	-	-	DTEOA	1	-	-	
E19	-	-	-	-		1	-	-	PT52A	1	-	-	
D17	-	-	-	-	P147D	1	U T	-	PISID	1	с т	-	
010	-	-	-	-		1	1	DQS			1	500	
015	-	-	-	-	P146B	1	-	-	P150B		-	-	
015	-	-	-	-	P145A	1	-	-	P149A		-	-	
017	-	-	-	-	PI44B	1	С 	-	P148B		С -	-	
C18	P139A	1	-	-	PI44A	1	ſ	-	P148A	1	1	-	
C19	PT38B	1	С	-	PT43B	1	С	-	PT47B	1	С	-	
-	GNDIO1	1	-	-	GNDIO1	1	-	-	GNDIO1	1	-	-	

# LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA

			LFXP15		LFXP20					
Ball	Ball			Dual	Ball			Dual		
Number	Function	Bank	Differential	Function	Function	Bank	Differential	Function		
F5	PROGRAMN	7	-	-	PROGRAMN	7	-	-		
E3	CCLK	7	-	-	CCLK	7	-	-		
C1	PL2B	7	-	-	PL2B	7	-	-		
-	GNDIO7	7	-	-	GNDIO7	7	-	-		
G5	PL3A	7	T <sup>3</sup>	-	PL3A	7	T <sup>3</sup>	-		
G6	PL3B	7	C <sup>3</sup>	-	PL3B	7	C <sup>3</sup>	-		
F4	PL4A	7	Т	-	PL4A	7	Т	-		
F3	PL4B	7	С	-	PL4B	7	С	-		
G4	PL5A	7	T <sup>3</sup>	-	PL5A	7	T <sup>3</sup>	-		
G3	PL5B	7	C <sup>3</sup>	-	PL5B	7	C <sup>3</sup>	-		
D1	PL6A	7	T³	-	PL6A	7	T <sup>3</sup>	-		
D2	PL6B	7	C <sup>3</sup>	-	PL6B	7	C <sup>3</sup>	-		
-	GNDIO7	7	-	-	GNDIO7	7	-	-		
E1	PL7A	7	Т	LUM0_PLLT_FB_A	PL7A	7	Т	LUM0_PLLT_FB_A		
E2	PL7B	7	С	LUM0_PLLC_FB_A	PL7B	7	С	LUM0_PLLC_FB_A		
H5	PL8A	7	T <sup>3</sup>	-	PL8A	7	T <sup>3</sup>	-		
H6	PL8B	7	C <sup>3</sup>	-	PL8B	7	C <sup>3</sup>	-		
H4	PL9A	7	-	-	PL9A	7	-	-		
H3	PL10B	7	-	VREF1_7	PL10B	7	-	VREF1_7		
F1	PL11A	7	T <sup>3</sup>	DQS	PL11A	7	T <sup>3</sup>	DQS		
F2	PL11B	7	C <sup>3</sup>	-	PL11B	7	C <sup>3</sup>	-		
-	GNDIO7	7	-	-	GNDIO7	7	-	-		
J5	PL12A	7	Т	-	PL12A	7	Т	-		
J6	PL12B	7	С	-	PL12B	7	С	-		
G1	PL13A	7	T <sup>3</sup>	-	PL13A	7	T <sup>3</sup>	-		
G2	PL13B	7	C <sup>3</sup>	-	PL13B	7	C <sup>3</sup>	-		
J4	PL15A	7	T <sup>3</sup>	-	PL15A	7	T <sup>3</sup>	-		
J3	PL15B	7	C <sup>3</sup>	-	PL15B	7	C <sup>3</sup>	-		
-	GNDIO7	7	-	-	GNDIO7	7	-	-		
H1	PL16A	7	Т	LUMO PLLT IN A	PL16A	7	Т	LUMO PLLT IN A		
H2	PL16B	7	С	LUMO PLLC IN A	PL16B	7	С	LUMO PLLC IN A		
J1	PL17A	7	T <sup>3</sup>	-	PL17A	7	T <sup>3</sup>	-		
J2	PL17B	7	C <sup>3</sup>	-	PL17B	7	C <sup>3</sup>	-		
K3	PL18A	7	-	VREF2 7	PL18A	7	-	VREF2 7		
K2	PL19B	7	-		PL19B	7	-	•		
K4	PL20A	7	T <sup>3</sup>	DQS	PL20A	7	T <sup>3</sup>	DQS		
-	GNDIO7	7	-	-	GNDIO7	7	-	-		
K5	PL20B	7	C <sup>3</sup>	-	PL20B	7	C <sup>3</sup>	-		
K1	PL21A	7	T	-	PL21A	7	T	-		
12	PL 21B	7	C	-	PL21B	7	C.	-		
14	PL 22A	7	T <sup>3</sup>	-	PL22A	7	T <sup>3</sup>	-		
13	PI 22R	7	C <sup>3</sup>		PI 22R	7	C.3	_		
10		'	5	-		'	, U			

## LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

	LFXP15				LFXP20			
Ball Number	Ball Function	Bank	Differential	Dual Function	Ball Function	Bank	Differential	Dual Function
A14	PT30B	1	-	-	PT34B	1	-	-
B14	PT29A	1	-	D4	PT33A	1	-	D4
C12	PT28B	1	С	-	PT32B	1	С	-
B12	PT28A	1	Т	D5	PT32A	1	Т	D5
-	GNDIO1	1	-	-	GNDIO1	1	-	-
D12	PT27B	1	С	D6	PT31B	1	С	D6
E12	PT27A	1	Т	-	PT31A	1	Т	-
A13	PT26B	1	С	D7	PT30B	1	С	D7
A12	PT26A	1	Т	-	PT30A	1	Т	-
A11	PT25B	0	С	BUSY	PT29B	0	С	BUSY
-	GNDIO0	0	-	-	GNDIO0	0	-	-
A10	PT25A	0	Т	CS1N	PT29A	0	Т	CS1N
D11	PT24B	0	С	PCLKC0_0	PT28B	0	С	PCLKC0_0
E11	PT24A	0	Т	PCLKT0_0	PT28A	0	Т	PCLKT0_0
B11	PT23B	0	С	-	PT27B	0	С	-
C11	PT23A	0	Т	DQS	PT27A	0	Т	DQS
B9	PT22B	0	-	-	PT26B	0	-	-
A9	PT21A	0	-	DOUT	PT25A	0	-	DOUT
B8	PT20B	0	С	-	PT24B	0	С	-
-	GNDIO0	0	-	-	GNDIO0	0	-	-
A8	PT20A	0	Т	WRITEN	PT24A	0	Т	WRITEN
E10	PT19B	0	С	-	PT23B	0	С	-
D10	PT19A	0	Т	VREF1_0	PT23A	0	Т	VREF1_0
C10	PT18B	0	С	-	PT22B	0	С	-
B10	PT18A	0	Т	DI	PT22A	0	Т	DI
B7	PT17B	0	С	-	PT21B	0	C	-
A7	PT17A	0	Т	CSN	PT21A	0	Т	CSN
C9	PT16B	0	С	-	PT20B	0	С	-
D9	PT16A	0	Т	-	PT20A	0	Т	-
B6	PT15B	0	С	VREF2_0	PT19B	0	С	VREF2_0
A6	PT15A	0	Т	DQS	PT19A	0	Т	DQS
F9	PT14B	0	-	-	PT18B	0	-	-
E9	PT13A	0	-	-	PT17A	0	-	-
-	GNDIO0	0	-	-	GNDIO0	0	-	-
B5	PT12B	0	С	-	PT16B	0	С	-
A5	PT12A	0	Т	-	PT16A	0	Т	-
C8	PT11B	0	С	-	PT15B	0	С	-
D8	PT11A	0	Т	-	PT15A	0	Т	-
B4	PT10B	0	С	-	PT14B	0	С	-
A4	PT10A	0	Т	-	PT14A	0	Т	-
F8	PT9B	0	С	-	PT13B	0	С	-
E8	PT9A	0	Т	-	PT13A	0	Т	-