

Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 6000 |
| Total RAM Bits | 73728 |
| Number of I/O | 142 |
| Number of Gates | - |
| Voltage - Supply | 1.71V ~ 3.465V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 208-BFQFP |
| Supplier Device Package | 208-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp6c-4q208i |

Architecture Overview

The LatticeXP architecture contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR) as shown in Figure 2-1.

On the left and right sides of the PFU array, there are Non-volatile Memory Blocks. In configuration mode this non-volatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG™ peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the configuration SRAM. With this technology, expensive external configuration memories are not required and designs are secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via wide busses happens in microseconds, providing an “instant-on” capability that allows easy interfacing in many applications.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional unit without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and register functions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used on the outside rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks. For every three rows of PFF blocks there is a row of PFU blocks.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO interfaces. PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. sysMEM EBRs are large dedicated fast memory blocks. They can be configured as RAM or ROM.

The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns as shown in Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Blocks. These PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relationship of the clocks. The LatticeXP architecture provides up to four PLLs per device.

Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sysCONFIG port which allows for serial or parallel device configuration. The LatticeXP devices are available for operation from 3.3V, 2.5V, 1.8V and 1.2V power supplies, providing easy integration into the overall system.

Table 2-1. Slice Signal Descriptions

| Function | Type | Signal Names | Description |
|----------|------------------|----------------|--|
| Input | Data signal | A0, B0, C0, D0 | Inputs to LUT4 |
| Input | Data signal | A1, B1, C1, D1 | Inputs to LUT4 |
| Input | Multi-purpose | M0 | Multipurpose Input |
| Input | Multi-purpose | M1 | Multipurpose Input |
| Input | Control signal | CE | Clock Enable |
| Input | Control signal | LSR | Local Set/Reset |
| Input | Control signal | CLK | System Clock |
| Input | Inter-PFU signal | FCIN | Fast Carry In ¹ |
| Output | Data signals | F0, F1 | LUT4 output register bypass signals |
| Output | Data signals | Q0, Q1 | Register Outputs |
| Output | Data signals | OFX0 | Output of a LUT5 MUX |
| Output | Data signals | OFX1 | Output of a LUT6, LUT7, LUT8 ² MUX depending on the slice |
| Output | Inter-PFU signal | FCO | For the right most PFU the fast carry chain output ¹ |

1. See Figure 2-2 for connection details.

2. Requires two PFUs.

Modes of Operation

Each Slice is capable of four modes of operation: Logic, Ripple, RAM and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

Table 2-2. Slice Modes

| | Logic | Ripple | RAM | ROM |
|-----------|--------------------|-----------------------|---------|--------------|
| PFU Slice | LUT 4x2 or LUT 5x1 | 2-bit Arithmetic Unit | SP 16x2 | ROM 16x1 x 2 |
| PFF Slice | LUT 4x2 or LUT 5x1 | 2-bit Arithmetic Unit | N/A | ROM 16x1 x 2 |



Logic Mode: In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other Slices.

Ripple Mode: Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Ripple mode multiplier building block
- Comparator functions of A and B inputs
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B

Two additional signals: Carry Generate and Carry Propagate are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

RAM Mode: In this mode, distributed RAM can be constructed using each LUT block as a 16x1-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.


Figure 2-8. Per Quadrant Secondary Clock Selection**Figure 2-9. Slice Clock Selection**

sysCLOCK Phase Locked Loops (PLLs)

The PLL clock input, from pin or routing, feeds into an input clock divider. There are three sources of feedback signals to the feedback divider: from CLKOP (PLL internal), from clock net (CLKOP or CLKOS) or from a user clock (PIN or logic). There is a PLL_LOCK signal to indicate that VCO has locked on to the input clock signal. Figure 2-10 shows the sysCLOCK PLL diagram.

The setup and hold times of the device can be improved by programming a delay in the feedback or input path of the PLL which will advance or delay the output clock with reference to the input clock. This delay can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after adjustment and not relock until the t_{LOCK} parameter has been satisfied. Additionally, the phase and duty cycle block allows the user to adjust the phase and duty cycle of the CLKOS output.

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. Each PLL has four dividers associated with it: input clock divider, feedback divider, post scalar divider and secondary clock divider. The input clock divider is used to divide the input clock signal, while the feedback divider is used to multiply the input clock signal. The post scalar divider allows the VCO to operate at higher frequencies than the clock output, thereby increasing the frequency range. The secondary divider is used to derive lower frequency outputs.

Figure 2-14. sysMEM Memory Primitives

The EBR memory supports three forms of write behavior for single port or dual port operation:

1. **Normal** – data on the output appears only during read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
2. **Write Through** - a copy of the input data appears at the output of the same port during a write cycle. This mode is supported for all data widths.
3. **Read-Before-Write** – when new data is being written, the old content of the address appears at the output. This mode is supported for x9, x18 and x36 data widths.

Memory Core Reset

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-15.

in selected blocks the input to the DQS delay block. If one of the bypass options is not chosen, the signal first passes through an optional delay block. This delay, if selected, ensures no positive input-register hold-time requirement when using a global clock.

The input block allows two modes of operation. In the single data rate (SDR) the data is registered, by one of the registers in the single data rate sync register block, with the system clock. In the DDR Mode two registers are used to sample the data on the positive and negative edges of the DQS signal creating two data streams, D0 and D2. These two data streams are synchronized with the system clock before entering the core. Further discussion on this topic is in the DDR Memory section of this data sheet.

Figure 2-21 shows the input register waveforms for DDR operation and Figure 2-22 shows the design tool primitives. The SDR/SYNC registers have reset and clock enable available.

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred from the DQS to the system clock domain. For further discussion of this topic, see the DDR memory section of this data sheet.

Figure 2-20. Input Register Diagram





Figure 3-4. RSDS (Reduced Swing Differential Standard)**Table 3-4. RSDS DC Conditions**

| Parameter | Description | Typical | Units |
|------------|-----------------------------|---------|-------|
| Z_{OUT} | Output impedance | 20 | ohms |
| R_S | Driver series resistor | 300 | ohms |
| R_P | Driver parallel resistor | 121 | ohms |
| R_T | Receiver termination | 100 | ohms |
| V_{OH} | Output high voltage | 1.35 | V |
| V_{OL} | Output low voltage | 1.15 | V |
| V_{OD} | Output differential voltage | 0.20 | V |
| V_{CM} | Output common mode voltage | 1.25 | V |
| Z_{BACK} | Back impedance | 101.5 | ohms |
| I_{DC} | DC output current | 3.66 | mA |

LatticeXP Internal Timing Parameters¹ (Continued)

Over Recommended Operating Conditions

| Parameter | Description | -5 | | -4 | | -3 | | Units |
|-----------------------|---|------|------|------|------|------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{RSTO_EBR} | Reset To Output Delay Time from EBR Output Register | — | 1.61 | — | 1.94 | — | 2.32 | ns |
| PLL Parameters | | | | | | | | |
| t_{RSTREC} | Reset Recovery to Rising Clock | 1.00 | — | 1.00 | — | 1.00 | — | ns |
| t_{RSTSU} | Reset Signal Setup Time | 1.00 | — | 1.00 | — | 1.00 | — | ns |

1. Internal parameters are characterized but not tested on every device.

Timing v.F0.11

LatticeXP Family Timing Adders¹

Over Recommended Operating Conditions

| Buffer Type | Description | -5 | -4 | -3 | Units |
|-------------------------|--------------------------------|------|------|------|-------|
| Input Adjusters | | | | | |
| LVDS25E | LVDS 2.5 Emulated | 0.5 | 0.5 | 0.5 | ns |
| LVDS25 | LVDS | 0.4 | 0.4 | 0.4 | ns |
| BLVDS25 | BLVDS | 0.5 | 0.5 | 0.5 | ns |
| LVPECL33 | LVPECL | 0.6 | 0.6 | 0.6 | ns |
| HSTL18_I | HSTL_18 class I | 0.4 | 0.4 | 0.4 | ns |
| HSTL18_II | HSTL_18 class II | 0.4 | 0.4 | 0.4 | ns |
| HSTL18_III | HSTL_18 class III | 0.4 | 0.4 | 0.4 | ns |
| HSTL18D_I | Differential HSTL 18 class I | 0.4 | 0.4 | 0.4 | ns |
| HSTL18D_II | Differential HSTL 18 class II | 0.4 | 0.4 | 0.4 | ns |
| HSTL18D_III | Differential HSTL 18 class III | 0.4 | 0.4 | 0.4 | ns |
| HSTL15_I | HSTL_15 class I | 0.5 | 0.5 | 0.5 | ns |
| HSTL15_III | HSTL_15 class III | 0.5 | 0.5 | 0.5 | ns |
| HSTL15D_I | Differential HSTL 15 class I | 0.5 | 0.5 | 0.5 | ns |
| HSTL15D_III | Differential HSTL 15 class III | 0.5 | 0.5 | 0.5 | ns |
| SSTL33_I | SSTL_3 class I | 0.6 | 0.6 | 0.6 | ns |
| SSTL33_II | SSTL_3 class II | 0.6 | 0.6 | 0.6 | ns |
| SSTL33D_I | Differential SSTL_3 class I | 0.6 | 0.6 | 0.6 | ns |
| SSTL33D_II | Differential SSTL_3 class II | 0.6 | 0.6 | 0.6 | ns |
| SSTL25_I | SSTL_2 class I | 0.5 | 0.5 | 0.5 | ns |
| SSTL25_II | SSTL_2 class II | 0.5 | 0.5 | 0.5 | ns |
| SSTL25D_I | Differential SSTL_2 class I | 0.5 | 0.5 | 0.5 | ns |
| SSTL25D_II | Differential SSTL_2 class II | 0.5 | 0.5 | 0.5 | ns |
| SSTL18_I | SSTL_18 class I | 0.5 | 0.5 | 0.5 | ns |
| SSTL18D_I | Differential SSTL_18 class I | 0.5 | 0.5 | 0.5 | ns |
| LVTTL33 | LVTTL | 0.2 | 0.2 | 0.2 | ns |
| LVCMOS33 | LVCMOS 3.3 | 0.2 | 0.2 | 0.2 | ns |
| LVCMOS25 | LVCMOS 2.5 | 0.0 | 0.0 | 0.0 | ns |
| LVCMOS18 | LVCMOS 1.8 | 0.1 | 0.1 | 0.1 | ns |
| LVCMOS15 | LVCMOS 1.5 | 0.1 | 0.1 | 0.1 | ns |
| LVCMOS12 | LVCMOS 1.2 | 0.1 | 0.1 | 0.1 | ns |
| PCI33 | PCI | 0.2 | 0.2 | 0.2 | ns |
| Output Adjusters | | | | | |
| LVDS25E | LVDS 2.5 Emulated | 0.3 | 0.3 | 0.3 | ns |
| LVDS25 | LVDS 2.5 | 0.3 | 0.3 | 0.3 | ns |
| BLVDS25 | BLVDS 2.5 | 0.3 | 0.3 | 0.3 | ns |
| LVPECL33 | LVPECL 3.3 | 0.1 | 0.1 | 0.1 | ns |
| HSTL18_I | HSTL_18 class I | 0.1 | 0.1 | 0.1 | ns |
| HSTL18_II | HSTL_18 class II | 0.1 | 0.1 | 0.1 | ns |
| HSTL18_III | HSTL_18 class III | 0.2 | 0.2 | 0.2 | ns |
| HSTL18D_I | Differential HSTL 18 class I | 0.1 | 0.1 | 0.1 | ns |
| HSTL18D_II | Differential HSTL 18 class II | -0.1 | -0.1 | -0.1 | ns |
| HSTL18D_III | Differential HSTL 18 class III | 0.2 | 0.2 | 0.2 | ns |

Pin Information Summary¹

| Pin Type | | XP3 | | | XP6 | | |
|---|-----------|----------|----------|----------|----------|----------|-----------|
| | | 100 TQFP | 144 TQFP | 208 PQFP | 144 TQFP | 208 PQFP | 256 fpBGA |
| Single Ended User I/O | | 62 | 100 | 136 | 100 | 142 | 188 |
| Differential Pair User I/O ² | | 19 | 35 | 56 | 35 | 58 | 80 |
| Configuration | Dedicated | 11 | 11 | 11 | 11 | 11 | 11 |
| | Muxed | 14 | 14 | 14 | 14 | 14 | 14 |
| TAP | | 5 | 5 | 5 | 5 | 5 | 5 |
| Dedicated (total without supplies) | | 6 | 6 | 6 | 6 | 6 | 6 |
| V _{CC} | | 2 | 4 | 8 | 4 | 8 | 8 |
| V _{CCAUX} | | 2 | 2 | 2 | 2 | 2 | 4 |
| V _{CCPLL} | | 2 | 2 | 2 | 2 | 2 | 2 |
| V _{CCIO} | Bank0 | 1 | 1 | 2 | 1 | 2 | 2 |
| | Bank1 | 1 | 1 | 2 | 1 | 2 | 2 |
| | Bank2 | 1 | 1 | 2 | 1 | 2 | 2 |
| | Bank3 | 1 | 1 | 2 | 1 | 2 | 2 |
| | Bank4 | 1 | 2 | 2 | 2 | 2 | 2 |
| | Bank5 | 1 | 1 | 2 | 1 | 2 | 2 |
| | Bank6 | 1 | 1 | 2 | 1 | 2 | 2 |
| | Bank7 | 1 | 1 | 2 | 1 | 2 | 2 |
| GND | | 10 | 13 | 24 | 13 | 24 | 24 |
| GND _{PLL} | | 2 | 2 | 2 | 2 | 2 | 2 |
| NC | | 0 | 0 | 6 | 0 | 0 | 0 |
| Single Ended/Differential I/O per Bank ² | Bank0 | 8/2 | 12/3 | 20/8 | 12/3 | 20/8 | 26/11 |
| | Bank1 | 9/0 | 12/2 | 18/6 | 12/2 | 18/6 | 26/11 |
| | Bank2 | 8/3 | 12/5 | 14/6 | 12/5 | 17/7 | 21/9 |
| | Bank3 | 6/2 | 13/5 | 14/6 | 13/5 | 14/6 | 21/9 |
| | Bank4 | 5/2 | 14/6 | 21/9 | 14/6 | 21/9 | 26/11 |
| | Bank5 | 12/4 | 12/4 | 21/9 | 12/4 | 21/9 | 26/11 |
| | Bank6 | 4/2 | 13/5 | 14/6 | 13/5 | 17/7 | 21/9 |
| | Bank7 | 10/4 | 12/5 | 14/6 | 12/5 | 14/6 | 21/9 |
| V _{CCJ} | | 1 | 1 | 1 | 1 | 1 | 1 |

- During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.
- The differential I/O per bank includes both dedicated LVDS and emulated LVDS pin pairs. Please see the Logic Signal Connections table for more information.

LFXP3 & LFXP6 Logic Signal Connections: 144 TQFP (Cont.)

| Pin Number | LFXP3 | | | | LFXP6 | | | |
|------------|--------------|------|----------------|----------------|--------------|------|----------------|----------------|
| | Pin Function | Bank | Differential | Dual Function | Pin Function | Bank | Differential | Dual Function |
| 93 | PR9A | 2 | T | PCLKT2_0 | PR12A | 2 | T | PCLKT2_0 |
| 94 | PR8B | 2 | C | RUM0_PLLC_IN_A | PR8B | 2 | C | RUM0_PLLC_IN_A |
| 95 | PR8A | 2 | T | RUM0_PLLT_IN_A | PR8A | 2 | T | RUM0_PLLT_IN_A |
| 96 | PR7B | 2 | C ³ | - | PR7B | 2 | C ³ | - |
| 97 | PR7A | 2 | T ³ | DQS | PR7A | 2 | T ³ | DQS |
| 98 | VCCIO2 | 2 | - | - | VCCIO2 | 2 | - | - |
| 99 | PR6B | 2 | - | VREF1_2 | PR6B | 2 | - | VREF1_2 |
| 100 | PR5A | 2 | - | VREF2_2 | PR5A | 2 | - | VREF2_2 |
| 101 | GNDIO2 | 2 | - | - | GNDIO2 | 2 | - | - |
| 102 | PR3B | 2 | C | RUM0_PLLC_FB_A | PR3B | 2 | C | RUM0_PLLC_FB_A |
| 103 | PR3A | 2 | T | RUM0_PLLT_FB_A | PR3A | 2 | T | RUM0_PLLT_FB_A |
| 104 | PR2B | 2 | C ³ | - | PR2B | 2 | C ³ | - |
| 105 | PR2A | 2 | T ³ | - | PR2A | 2 | T ³ | - |
| 106 | VCCAUX | - | - | - | VCCAUX | - | - | - |
| 107 | TDO | - | - | - | TDO | - | - | - |
| 108 | VCCJ | - | - | - | VCCJ | - | - | - |
| 109 | TDI | - | - | - | TDI | - | - | - |
| 110 | TMS | - | - | - | TMS | - | - | - |
| 111 | TCK | - | - | - | TCK | - | - | - |
| 112 | VCC | - | - | - | VCC | - | - | - |
| 113 | PT25A | 1 | - | VREF1_1 | PT28A | 1 | - | VREF1_1 |
| 114 | PT24A | 1 | - | - | PT27A | 1 | - | - |
| 115 | PT23A | 1 | - | D0 | PT26A | 1 | - | D0 |
| 116 | PT22B | 1 | C | D1 | PT25B | 1 | C | D1 |
| 117 | PT22A | 1 | T | VREF2_1 | PT25A | 1 | T | VREF2_1 |
| 118 | PT21A | 1 | - | D2 | PT24A | 1 | - | D2 |
| 119 | VCCIO1 | 1 | - | - | VCCIO1 | 1 | - | - |
| 120 | PT20B | 1 | - | D3 | PT23B | 1 | - | D3 |
| 121 | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - |
| 122 | PT17A | 1 | - | D4 | PT20A | 1 | - | D4 |
| 123 | PT16A | 1 | - | D5 | PT19A | 1 | - | D5 |
| 124 | PT15B | 1 | C | D6 | PT18B | 1 | C | D6 |
| 125 | PT15A | 1 | T | - | PT18A | 1 | T | - |
| 126 | PT14B | 1 | - | D7 | PT17B | 1 | - | D7 |
| 127 | GND | - | - | - | GND | - | - | - |
| 128 | PT13B | 0 | C | BUSY | PT16B | 0 | C | BUSY |
| 129 | PT13A | 0 | T | CS1N | PT16A | 0 | T | CS1N |
| 130 | PT12B | 0 | C | PCLKC0_0 | PT15B | 0 | C | PCLKC0_0 |
| 131 | PT12A | 0 | T | PCLKT0_0 | PT15A | 0 | T | PCLKT0_0 |
| 132 | PT11B | 0 | C | - | PT14B | 0 | C | - |
| 133 | VCCIO0 | 0 | - | - | VCCIO0 | 0 | - | - |
| 134 | PT11A | 0 | T | DQS | PT14A | 0 | T | DQS |
| 135 | PT9A | 0 | - | DOUT | PT12A | 0 | - | DOUT |
| 136 | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| 137 | PT8A | 0 | - | WRITEN | PT11A | 0 | - | WRITEN |
| 138 | PT7A | 0 | - | VREF1_0 | PT10A | 0 | - | VREF1_0 |

LFXP3 & LFXP6 Logic Signal Connections: 144 TQFP (Cont.)

| Pin Number | LFXP3 | | | | LFXP6 | | | |
|------------|--------------|------|--------------|---------------|--------------|------|--------------|---------------|
| | Pin Function | Bank | Differential | Dual Function | Pin Function | Bank | Differential | Dual Function |
| 139 | PT6A | 0 | - | DI | PT9A | 0 | - | DI |
| 140 | PT5A | 0 | - | CSN | PT8A | 0 | - | CSN |
| 141 | PT3B | 0 | - | VREF2_0 | PT6B | 0 | - | VREF2_0 |
| 142 | CFG0 | 0 | - | - | CFG0 | 0 | - | - |
| 143 | CFG1 | 0 | - | - | CFG1 | 0 | - | - |
| 144 | DONE | 0 | - | - | DONE | 0 | - | - |

1. Applies to LFXP "C" only.
2. Applies to LFXP "E" only.
3. Supports dedicated LVDS outputs.

LFXP6 & LFXP10 Logic Signal Connections: 256 fpBGA (Cont.)

| Ball Number | LFXP6 | | | | LFXP10 | | | |
|-------------|---------------|------|--------------|---------------|---------------|------|--------------|---------------|
| | Ball Function | Bank | Differential | Dual Function | Ball Function | Bank | Differential | Dual Function |
| E16 | TDO | - | - | - | TDO | - | - | - |
| D16 | VCCJ | - | - | - | VCCJ | - | - | - |
| D14 | TDI | - | - | - | TDI | - | - | - |
| C14 | TMS | - | - | - | TMS | - | - | - |
| B14 | TCK | - | - | - | TCK | - | - | - |
| - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - |
| A15 | PT31B | 1 | C | - | PT35B | 1 | C | - |
| B15 | PT31A | 1 | T | - | PT35A | 1 | T | - |
| - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - |
| D12 | PT28A | 1 | - | VREF1_1 | PT34B | 1 | C | VREF1_1 |
| C11 | PT30A | 1 | T | DQS | PT34A | 1 | T | DQS |
| A14 | PT29B | 1 | - | - | PT33B | 1 | - | - |
| B13 | PT30B | 1 | C | - | PT32A | 1 | - | - |
| F12 | PT27B | 1 | C | - | PT31B | 1 | C | - |
| E11 | PT27A | 1 | T | - | PT31A | 1 | T | - |
| A13 | PT26B | 1 | C | - | PT30B | 1 | C | - |
| C13 | PT26A | 1 | T | D0 | PT30A | 1 | T | D0 |
| - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - |
| C10 | PT25B | 1 | C | D1 | PT29B | 1 | C | D1 |
| E10 | PT25A | 1 | T | VREF2_1 | PT29A | 1 | T | VREF2_1 |
| A12 | PT24B | 1 | C | - | PT28B | 1 | C | - |
| B12 | PT24A | 1 | T | D2 | PT28A | 1 | T | D2 |
| C12 | PT23B | 1 | C | D3 | PT27B | 1 | C | D3 |
| A11 | PT23A | 1 | T | - | PT27A | 1 | T | - |
| B11 | PT22B | 1 | C | - | PT26B | 1 | C | - |
| D11 | PT22A | 1 | T | DQS | PT26A | 1 | T | DQS |
| - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - |
| B9 | PT21B | 1 | - | - | PT25B | 1 | - | - |
| D9 | PT20A | 1 | - | D4 | PT24A | 1 | - | D4 |
| A10 | PT19B | 1 | C | - | PT23B | 1 | C | - |
| B10 | PT19A | 1 | T | D5 | PT23A | 1 | T | D5 |
| D10 | PT18B | 1 | C | D6 | PT22B | 1 | C | D6 |
| A9 | PT18A | 1 | T | - | PT22A | 1 | T | - |
| C9 | PT17B | 1 | C | D7 | PT21B | 1 | C | D7 |
| C8 | PT17A | 1 | T | - | PT21A | 1 | T | - |
| E9 | PT16B | 0 | C | BUSY | PT20B | 0 | C | BUSY |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| B8 | PT16A | 0 | T | CS1N | PT20A | 0 | T | CS1N |
| A8 | PT15B | 0 | C | PCLKC0_0 | PT19B | 0 | C | PCLKC0_0 |
| A7 | PT15A | 0 | T | PCLKT0_0 | PT19A | 0 | T | PCLKT0_0 |
| B7 | PT14B | 0 | C | - | PT18B | 0 | C | - |
| C7 | PT14A | 0 | T | DQS | PT18A | 0 | T | DQS |

LFXP15 & LFXP20 Logic Signal Connections: 256 fpBGA

| Ball Number | LFXP15 | | | | | LFXP20 | | | | |
|-------------|---------------|------|----------------|----------------|--|---------------|------|----------------|----------------|--|
| | Ball Function | Bank | Differential | Dual Function | | Ball Function | Bank | Differential | Dual Function | |
| C2 | PROGRAMN | 7 | - | - | | PROGRAMN | 7 | - | - | |
| C1 | CCLK | 7 | - | - | | CCLK | 7 | - | - | |
| - | GNDIO7 | 7 | - | - | | GNDIO7 | 7 | - | - | |
| - | GNDIO7 | 7 | - | - | | GNDIO7 | 7 | - | - | |
| D2 | PL7A | 7 | T | LUM0_PLLT_FB_A | | PL7A | 7 | T | LUM0_PLLT_FB_A | |
| D3 | PL7B | 7 | C | LUM0_PLLC_FB_A | | PL7B | 7 | C | LUM0_PLLC_FB_A | |
| D1 | PL9A | 7 | - | - | | PL9A | 7 | - | - | |
| E2 | PL10B | 7 | - | VREF1_7 | | PL10B | 7 | - | VREF1_7 | |
| E1 | PL11A | 7 | T ³ | DQS | | PL11A | 7 | T ³ | DQS | |
| F1 | PL11B | 7 | C ³ | - | | PL11B | 7 | C ³ | - | |
| - | GNDIO7 | 7 | - | - | | GNDIO7 | 7 | - | - | |
| E3 | PL12A | 7 | T | - | | PL12A | 7 | T | - | |
| F4 | PL12B | 7 | C | - | | PL12B | 7 | C | - | |
| F3 | PL13A | 7 | T ³ | - | | PL13A | 7 | T ³ | - | |
| F2 | PL13B | 7 | C ³ | - | | PL13B | 7 | C ³ | - | |
| G1 | PL15B | 7 | - | - | | PL15B | 7 | - | - | |
| - | GNDIO7 | 7 | - | - | | GNDIO7 | 7 | - | - | |
| G3 | PL16A | 7 | T | LUM0_PLLT_IN_A | | PL16A | 7 | T | LUM0_PLLT_IN_A | |
| G2 | PL16B | 7 | C | LUM0_PLLC_IN_A | | PL16B | 7 | C | LUM0_PLLC_IN_A | |
| H1 | PL17A | 7 | T ³ | - | | PL17A | 7 | T ³ | - | |
| H2 | PL17B | 7 | C ³ | - | | PL17B | 7 | C ³ | - | |
| G4 | PL18A | 7 | - | VREF2_7 | | PL18A | 7 | - | VREF2_7 | |
| G5 | PL19B | 7 | - | - | | PL19B | 7 | - | - | |
| J1 | PL20A | 7 | T ³ | DQS | | PL20A | 7 | T ³ | DQS | |
| - | GNDIO7 | 7 | - | - | | GNDIO7 | 7 | - | - | |
| J2 | PL20B | 7 | C ³ | - | | PL20B | 7 | C ³ | - | |
| H3 | PL22A | 7 | T ³ | - | | PL22A | 7 | T ³ | - | |
| J3 | PL22B | 7 | C ³ | - | | PL22B | 7 | C ³ | - | |
| H4 | VCCP0 | - | - | - | | VCCP0 | - | - | - | |
| H5 | GNDP0 | - | - | - | | GNDP0 | - | - | - | |
| K1 | PL24A | 6 | T | PCLKT6_0 | | PL28A | 6 | T | PCLKT6_0 | |
| - | GNDIO6 | 6 | - | - | | GNDIO6 | 6 | - | - | |
| K2 | PL24B | 6 | C | PCLKC6_0 | | PL28B | 6 | C | PCLKC6_0 | |
| J4 | PL26A | 6 | - | - | | PL30A | 6 | - | - | |
| J5 | PL27B | 6 | - | VREF1_6 | | PL31B | 6 | - | VREF1_6 | |
| L1 | PL28A | 6 | T ³ | DQS | | PL32A | 6 | T ³ | DQS | |
| L2 | PL28B | 6 | C ³ | - | | PL32B | 6 | C ³ | - | |
| - | GNDIO6 | 6 | - | - | | GNDIO6 | 6 | - | - | |
| M1 | PL29A | 6 | T | LLM0_PLLT_IN_A | | PL33A | 6 | T | LLM0_PLLT_IN_A | |
| M2 | PL29B | 6 | C | LLM0_PLLC_IN_A | | PL33B | 6 | C | LLM0_PLLC_IN_A | |
| K3 | PL30A | 6 | T ³ | - | | PL34A | 6 | T ³ | - | |
| L3 | PL30B | 6 | C ³ | - | | PL34B | 6 | C ³ | - | |

LFXP15 & LFXP20 Logic Signal Connections: 256 fpBGA (Cont.)

| Ball Number | LFXP15 | | | | LFXP20 | | | |
|-------------|---------------|------|--------------|---------------|---------------|------|--------------|---------------|
| | Ball Function | Bank | Differential | Dual Function | Ball Function | Bank | Differential | Dual Function |
| A9 | PT27A | 1 | T | - | PT31A | 1 | T | - |
| C9 | PT26B | 1 | C | D7 | PT30B | 1 | C | D7 |
| C8 | PT26A | 1 | T | - | PT30A | 1 | T | - |
| E9 | PT25B | 0 | C | BUSY | PT29B | 0 | C | BUSY |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| B8 | PT25A | 0 | T | CS1N | PT29A | 0 | T | CS1N |
| A8 | PT24B | 0 | C | PCLKC0_0 | PT28B | 0 | C | PCLKC0_0 |
| A7 | PT24A | 0 | T | PCLKT0_0 | PT28A | 0 | T | PCLKT0_0 |
| B7 | PT23B | 0 | C | - | PT27B | 0 | C | - |
| C7 | PT23A | 0 | T | DQS | PT27A | 0 | T | DQS |
| E8 | PT22B | 0 | - | - | PT26B | 0 | - | - |
| D8 | PT21A | 0 | - | DOUT | PT25A | 0 | - | DOUT |
| A6 | PT20B | 0 | C | - | PT24B | 0 | C | - |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| C6 | PT20A | 0 | T | WRITEN | PT24A | 0 | T | WRITEN |
| E7 | PT19B | 0 | C | - | PT23B | 0 | C | - |
| D7 | PT19A | 0 | T | VREF1_0 | PT23A | 0 | T | VREF1_0 |
| A5 | PT18B | 0 | C | - | PT22B | 0 | C | - |
| B5 | PT18A | 0 | T | DI | PT22A | 0 | T | DI |
| A4 | PT17B | 0 | C | - | PT21B | 0 | C | - |
| B6 | PT17A | 0 | T | CSN | PT21A | 0 | T | CSN |
| E6 | PT16B | 0 | C | - | PT20B | 0 | C | - |
| D6 | PT16A | 0 | T | - | PT20A | 0 | T | - |
| D5 | PT15B | 0 | C | VREF2_0 | PT19B | 0 | C | VREF2_0 |
| A3 | PT15A | 0 | T | DQS | PT19A | 0 | T | DQS |
| B3 | PT14B | 0 | - | - | PT18B | 0 | - | - |
| B2 | PT13A | 0 | - | - | PT17A | 0 | - | - |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| A2 | PT12B | 0 | C | - | PT16B | 0 | C | - |
| B1 | PT12A | 0 | T | - | PT16A | 0 | T | - |
| F5 | PT11B | 0 | C | - | PT15B | 0 | C | - |
| C5 | PT11A | 0 | T | - | PT15A | 0 | T | - |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| C4 | CFG0 | 0 | - | - | CFG0 | 0 | - | - |
| B4 | CFG1 | 0 | - | - | CFG1 | 0 | - | - |
| C3 | DONE | 0 | - | - | DONE | 0 | - | - |
| A1 | GND | - | - | - | GND | - | - | - |
| A16 | GND | - | - | - | GND | - | - | - |
| F11 | GND | - | - | - | GND | - | - | - |
| F6 | GND | - | - | - | GND | - | - | - |

LFXP10, LFXP15 & LFXP20 Logic Signal Connections: 388 fpBGA (Cont.)

| Ball Number | LFXP10 | | | | LFXP15 | | | | LFXP20 | | | |
|-------------|---------------|------|-------|---------------|---------------|------|-------|---------------|---------------|------|-------|---------------|
| | Ball Function | Bank | Diff. | Dual Function | Ball Function | Bank | Diff. | Dual Function | Ball Function | Bank | Diff. | Dual Function |
| C20 | PT38A | 1 | T | - | PT43A | 1 | T | - | PT47A | 1 | T | - |
| C21 | PT37B | 1 | C | - | PT42B | 1 | C | - | PT46B | 1 | C | - |
| C22 | PT37A | 1 | T | - | PT42A | 1 | T | - | PT46A | 1 | T | - |
| B22 | PT36B | 1 | C | - | PT41B | 1 | C | - | PT45B | 1 | C | - |
| A21 | PT36A | 1 | T | - | PT41A | 1 | T | - | PT45A | 1 | T | - |
| D15 | PT35B | 1 | C | - | PT40B | 1 | C | - | PT44B | 1 | C | - |
| D14 | PT35A | 1 | T | - | PT40A | 1 | T | - | PT44A | 1 | T | - |
| B21 | PT34B | 1 | C | VREF1_1 | PT39B | 1 | C | VREF1_1 | PT43B | 1 | C | VREF1_1 |
| - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - |
| A20 | PT34A | 1 | T | DQS | PT39A | 1 | T | DQS | PT43A | 1 | T | DQS |
| B20 | PT33B | 1 | - | - | PT38B | 1 | - | - | PT42B | 1 | - | - |
| A19 | PT32A | 1 | - | - | PT37A | 1 | - | - | PT41A | 1 | - | - |
| B19 | PT31B | 1 | C | - | PT36B | 1 | C | - | PT40B | 1 | C | - |
| A18 | PT31A | 1 | T | - | PT36A | 1 | T | - | PT40A | 1 | T | - |
| C14 | PT30B | 1 | C | - | PT35B | 1 | C | - | PT39B | 1 | C | - |
| C13 | PT30A | 1 | T | D0 | PT35A | 1 | T | D0 | PT39A | 1 | T | D0 |
| B18 | PT29B | 1 | C | D1 | PT34B | 1 | C | D1 | PT38B | 1 | C | D1 |
| A17 | PT29A | 1 | T | VREF2_1 | PT34A | 1 | T | VREF2_1 | PT38A | 1 | T | VREF2_1 |
| B17 | PT28B | 1 | C | - | PT33B | 1 | C | - | PT37B | 1 | C | - |
| A16 | PT28A | 1 | T | D2 | PT33A | 1 | T | D2 | PT37A | 1 | T | D2 |
| - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - |
| B16 | PT27B | 1 | C | D3 | PT32B | 1 | C | D3 | PT36B | 1 | C | D3 |
| A15 | PT27A | 1 | T | - | PT32A | 1 | T | - | PT36A | 1 | T | - |
| B15 | PT26B | 1 | C | - | PT31B | 1 | C | - | PT35B | 1 | C | - |
| A14 | PT26A | 1 | T | DQS | PT31A | 1 | T | DQS | PT35A | 1 | T | DQS |
| D13 | PT25B | 1 | - | - | PT30B | 1 | - | - | PT34B | 1 | - | - |
| D12 | PT24A | 1 | - | D4 | PT29A | 1 | - | D4 | PT33A | 1 | - | D4 |
| B14 | PT23B | 1 | C | - | PT28B | 1 | C | - | PT32B | 1 | C | - |
| A13 | PT23A | 1 | T | D5 | PT28A | 1 | T | D5 | PT32A | 1 | T | D5 |
| - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - |
| B13 | PT22B | 1 | C | D6 | PT27B | 1 | C | D6 | PT31B | 1 | C | D6 |
| A12 | PT22A | 1 | T | - | PT27A | 1 | T | - | PT31A | 1 | T | - |
| B12 | PT21B | 1 | C | D7 | PT26B | 1 | C | D7 | PT30B | 1 | C | D7 |
| C12 | PT21A | 1 | T | - | PT26A | 1 | T | - | PT30A | 1 | T | - |
| C11 | PT20B | 0 | C | BUSY | PT25B | 0 | C | BUSY | PT29B | 0 | C | BUSY |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| B11 | PT20A | 0 | T | CS1N | PT25A | 0 | T | CS1N | PT29A | 0 | T | CS1N |
| A11 | PT19B | 0 | C | PCLKC0_0 | PT24B | 0 | C | PCLKC0_0 | PT28B | 0 | C | PCLKC0_0 |
| A10 | PT19A | 0 | T | PCLKT0_0 | PT24A | 0 | T | PCLKT0_0 | PT28A | 0 | T | PCLKT0_0 |
| B10 | PT18B | 0 | C | - | PT23B | 0 | C | - | PT27B | 0 | C | - |
| B9 | PT18A | 0 | T | DQS | PT23A | 0 | T | DQS | PT27A | 0 | T | DQS |
| D11 | PT17B | 0 | - | - | PT22B | 0 | - | - | PT26B | 0 | - | - |
| D10 | PT16A | 0 | - | DOUT | PT21A | 0 | - | DOUT | PT25A | 0 | - | DOUT |
| A9 | PT15B | 0 | C | - | PT20B | 0 | C | - | PT24B | 0 | C | - |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| C8 | PT15A | 0 | T | WRITEN | PT20A | 0 | T | WRITEN | PT24A | 0 | T | WRITEN |
| B8 | PT14B | 0 | C | - | PT19B | 0 | C | - | PT23B | 0 | C | - |
| A8 | PT14A | 0 | T | VREF1_0 | PT19A | 0 | T | VREF1_0 | PT23A | 0 | T | VREF1_0 |
| C7 | PT13B | 0 | C | - | PT18B | 0 | C | - | PT22B | 0 | C | - |

LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

| Ball Number | LFXP15 | | | | LFXP20 | | | |
|-------------|---------------|------|----------------|---------------|---------------|------|----------------|---------------|
| | Ball Function | Bank | Differential | Dual Function | Ball Function | Bank | Differential | Dual Function |
| AB19 | PB37A | 4 | - | - | PB41A | 4 | - | - |
| AB20 | PB38B | 4 | - | - | PB42B | 4 | - | - |
| - | GNDIO4 | 4 | - | - | GNDIO4 | 4 | - | - |
| V15 | PB39A | 4 | T | DQS | PB43A | 4 | T | DQS |
| U15 | PB39B | 4 | C | - | PB43B | 4 | C | - |
| Y15 | PB40A | 4 | T | - | PB44A | 4 | T | - |
| W15 | PB40B | 4 | C | - | PB44B | 4 | C | - |
| AA16 | PB41A | 4 | T | - | PB45A | 4 | T | - |
| AA17 | PB41B | 4 | C | - | PB45B | 4 | C | - |
| AA18 | PB42A | 4 | T | - | PB46A | 4 | T | - |
| AA19 | PB42B | 4 | C | - | PB46B | 4 | C | - |
| Y16 | PB43A | 4 | T | - | PB47A | 4 | T | - |
| W16 | PB43B | 4 | C | - | PB47B | 4 | C | - |
| - | GNDIO4 | 4 | - | - | GNDIO4 | 4 | - | - |
| AA20 | PB44A | 4 | T | - | PB48A | 4 | T | - |
| AA21 | PB44B | 4 | C | - | PB48B | 4 | C | - |
| Y17 | PB45A | 4 | - | - | PB49A | 4 | - | - |
| Y18 | PB46B | 4 | - | - | PB50B | 4 | - | - |
| Y19 | PB47A | 4 | T | DQS | PB51A | 4 | T | DQS |
| Y20 | PB47B | 4 | C | - | PB51B | 4 | C | - |
| V16 | PB48A | 4 | T | - | PB52A | 4 | T | - |
| U16 | PB48B | 4 | C | - | PB52B | 4 | C | - |
| - | GNDIO4 | 4 | - | - | GNDIO4 | 4 | - | - |
| U18 | - | - | - | - | PB53A | 4 | T | - |
| V18 | - | - | - | - | PB53B | 4 | C | - |
| W19 | - | - | - | - | PB54A | 4 | T | - |
| W18 | - | - | - | - | PB54B | 4 | C | - |
| U17 | - | - | - | - | PB55A | 4 | T | - |
| V17 | - | - | - | - | PB55B | 4 | C | - |
| - | GNDIO4 | 4 | - | - | GNDIO4 | 4 | - | - |
| W17 | - | - | - | - | PB56A | 4 | - | - |
| - | GNDIO3 | 3 | - | - | GNDIO3 | 3 | - | - |
| V19 | PR43A | 3 | - | - | PR47A | 3 | - | - |
| U20 | PR42B | 3 | C ³ | - | PR46B | 3 | C ³ | - |
| U19 | PR42A | 3 | T ³ | - | PR46A | 3 | T ³ | - |
| V20 | PR41B | 3 | C | - | PR45B | 3 | C | - |
| W20 | PR41A | 3 | T | - | PR45A | 3 | T | - |
| T17 | PR40B | 3 | C ³ | - | PR44B | 3 | C ³ | - |
| T18 | PR40A | 3 | T ³ | - | PR44A | 3 | T ³ | - |
| T19 | PR39B | 3 | C ³ | - | PR43B | 3 | C ³ | - |
| T20 | PR39A | 3 | T ³ | - | PR43A | 3 | T ³ | - |
| - | GNDIO3 | 3 | - | - | GNDIO3 | 3 | - | - |

LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

| Ball Number | LFXP15 | | | | LFXP20 | | | |
|-------------|---------------|------|--------------|---------------|---------------|------|--------------|---------------|
| | Ball Function | Bank | Differential | Dual Function | Ball Function | Bank | Differential | Dual Function |
| B3 | PT8B | 0 | C | - | PT12B | 0 | C | - |
| A3 | PT8A | 0 | T | - | PT12A | 0 | T | - |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| D7 | PT7B | 0 | C | - | PT11B | 0 | C | - |
| C7 | PT7A | 0 | T | DQS | PT11A | 0 | T | DQS |
| B2 | PT6B | 0 | - | - | PT10B | 0 | - | - |
| C2 | PT5A | 0 | - | - | PT9A | 0 | - | - |
| C3 | PT4B | 0 | C | - | PT8B | 0 | C | - |
| D3 | PT4A | 0 | T | - | PT8A | 0 | T | - |
| F7 | PT3B | 0 | C | - | PT7B | 0 | C | - |
| E7 | PT3A | 0 | T | - | PT7A | 0 | T | - |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| C6 | - | - | - | - | PT6B | 0 | C | - |
| D6 | - | - | - | - | PT6A | 0 | T | - |
| C5 | - | - | - | - | PT5B | 0 | C | - |
| C4 | - | - | - | - | PT5A | 0 | T | - |
| F6 | - | - | - | - | PT4B | 0 | C | - |
| E6 | - | - | - | - | PT4A | 0 | T | - |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| E4 | - | - | - | - | PT3B | 0 | - | - |
| E5 | CFG0 | 0 | - | - | CFG0 | 0 | - | - |
| D4 | CFG1 | 0 | - | - | CFG1 | 0 | - | - |
| D5 | DONE | 0 | - | - | DONE | 0 | - | - |
| A1 | GND | - | - | - | GND | - | - | - |
| A2 | GND | - | - | - | GND | - | - | - |
| A21 | GND | - | - | - | GND | - | - | - |
| A22 | GND | - | - | - | GND | - | - | - |
| AA1 | GND | - | - | - | GND | - | - | - |
| AA22 | GND | - | - | - | GND | - | - | - |
| AB1 | GND | - | - | - | GND | - | - | - |
| AB2 | GND | - | - | - | GND | - | - | - |
| AB21 | GND | - | - | - | GND | - | - | - |
| AB22 | GND | - | - | - | GND | - | - | - |
| B1 | GND | - | - | - | GND | - | - | - |
| B22 | GND | - | - | - | GND | - | - | - |
| H14 | GND | - | - | - | GND | - | - | - |
| H9 | GND | - | - | - | GND | - | - | - |
| J10 | GND | - | - | - | GND | - | - | - |
| J11 | GND | - | - | - | GND | - | - | - |
| J12 | GND | - | - | - | GND | - | - | - |
| J13 | GND | - | - | - | GND | - | - | - |
| J14 | GND | - | - | - | GND | - | - | - |

Industrial (Cont.)

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP15C-3F484I | 300 | 1.8/2.5/3.3V | -3 | fpBGA | 484 | IND | 15.5K |
| LFXP15C-4F484I | 300 | 1.8/2.5/3.3V | -4 | fpBGA | 484 | IND | 15.5K |
| LFXP15C-3F388I | 268 | 1.8/2.5/3.3V | -3 | fpBGA | 388 | IND | 15.5K |
| LFXP15C-4F388I | 268 | 1.8/2.5/3.3V | -4 | fpBGA | 388 | IND | 15.5K |
| LFXP15C-3F256I | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | IND | 15.5K |
| LFXP15C-4F256I | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | IND | 15.5K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP20C-3F484I | 340 | 1.8/2.5/3.3V | -3 | fpBGA | 484 | IND | 19.7K |
| LFXP20C-4F484I | 340 | 1.8/2.5/3.3V | -4 | fpBGA | 484 | IND | 19.7K |
| LFXP20C-3F388I | 268 | 1.8/2.5/3.3V | -3 | fpBGA | 388 | IND | 19.7K |
| LFXP20C-4F388I | 268 | 1.8/2.5/3.3V | -4 | fpBGA | 388 | IND | 19.7K |
| LFXP20C-3F256I | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | IND | 19.7K |
| LFXP20C-4F256I | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | IND | 19.7K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP3E-3Q208I | 136 | 1.2V | -3 | PQFP | 208 | IND | 3.1K |
| LFXP3E-4Q208I | 136 | 1.2V | -4 | PQFP | 208 | IND | 3.1K |
| LFXP3E-3T144I | 100 | 1.2V | -3 | TQFP | 144 | IND | 3.1K |
| LFXP3E-4T144I | 100 | 1.2V | -4 | TQFP | 144 | IND | 3.1K |
| LFXP3E-3T100I | 62 | 1.2V | -3 | TQFP | 100 | IND | 3.1K |
| LFXP3E-4T100I | 62 | 1.2V | -4 | TQFP | 100 | IND | 3.1K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP6E-3F256I | 188 | 1.2V | -3 | fpBGA | 256 | IND | 5.8K |
| LFXP6E-4F256I | 188 | 1.2V | -4 | fpBGA | 256 | IND | 5.8K |
| LFXP6E-3Q208I | 142 | 1.2V | -3 | PQFP | 208 | IND | 5.8K |
| LFXP6E-4Q208I | 142 | 1.2V | -4 | PQFP | 208 | IND | 5.8K |
| LFXP6E-3T144I | 100 | 1.2V | -3 | TQFP | 144 | IND | 5.8K |
| LFXP6E-4T144I | 100 | 1.2V | -4 | TQFP | 144 | IND | 5.8K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP10E-3F388I | 244 | 1.2V | -3 | fpBGA | 388 | IND | 9.7K |
| LFXP10E-4F388I | 244 | 1.2V | -4 | fpBGA | 388 | IND | 9.7K |
| LFXP10E-3F256I | 188 | 1.2V | -3 | fpBGA | 256 | IND | 9.7K |
| LFXP10E-4F256I | 188 | 1.2V | -4 | fpBGA | 256 | IND | 9.7K |

Lead-free Packaging**Commercial**

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP3C-3QN208C | 136 | 1.8/2.5/3.3V | -3 | PQFP | 208 | COM | 3.1K |
| LFXP3C-4QN208C | 136 | 1.8/2.5/3.3V | -4 | PQFP | 208 | COM | 3.1K |
| LFXP3C-5QN208C | 136 | 1.8/2.5/3.3V | -5 | PQFP | 208 | COM | 3.1K |
| LFXP3C-3TN144C | 100 | 1.8/2.5/3.3V | -3 | TQFP | 144 | COM | 3.1K |
| LFXP3C-4TN144C | 100 | 1.8/2.5/3.3V | -4 | TQFP | 144 | COM | 3.1K |
| LFXP3C-5TN144C | 100 | 1.8/2.5/3.3V | -5 | TQFP | 144 | COM | 3.1K |
| LFXP3C-3TN100C | 62 | 1.8/2.5/3.3V | -3 | TQFP | 100 | COM | 3.1K |
| LFXP3C-4TN100C | 62 | 1.8/2.5/3.3V | -4 | TQFP | 100 | COM | 3.1K |
| LFXP3C-5TN100C | 62 | 1.8/2.5/3.3V | -5 | TQFP | 100 | COM | 3.1K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP6C-3FN256C | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | COM | 5.8K |
| LFXP6C-4FN256C | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | COM | 5.8K |
| LFXP6C-5FN256C | 188 | 1.8/2.5/3.3V | -5 | fpBGA | 256 | COM | 5.8K |
| LFXP6C-3QN208C | 142 | 1.8/2.5/3.3V | -3 | PQFP | 208 | COM | 5.8K |
| LFXP6C-4QN208C | 142 | 1.8/2.5/3.3V | -4 | PQFP | 208 | COM | 5.8K |
| LFXP6C-5QN208C | 142 | 1.8/2.5/3.3V | -5 | PQFP | 208 | COM | 5.8K |
| LFXP6C-3TN144C | 100 | 1.8/2.5/3.3V | -3 | TQFP | 144 | COM | 5.8K |
| LFXP6C-4TN144C | 100 | 1.8/2.5/3.3V | -4 | TQFP | 144 | COM | 5.8K |
| LFXP6C-5TN144C | 100 | 1.8/2.5/3.3V | -5 | TQFP | 144 | COM | 5.8K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP10C-3FN388C | 244 | 1.8/2.5/3.3V | -3 | fpBGA | 388 | COM | 9.7K |
| LFXP10C-4FN388C | 244 | 1.8/2.5/3.3V | -4 | fpBGA | 388 | COM | 9.7K |
| LFXP10C-5FN388C | 244 | 1.8/2.5/3.3V | -5 | fpBGA | 388 | COM | 9.7K |
| LFXP10C-3FN256C | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | COM | 9.7K |
| LFXP10C-4FN256C | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | COM | 9.7K |
| LFXP10C-5FN256C | 188 | 1.8/2.5/3.3V | -5 | fpBGA | 256 | COM | 9.7K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP15C-3FN484C | 300 | 1.8/2.5/3.3V | -3 | fpBGA | 484 | COM | 15.5K |
| LFXP15C-4FN484C | 300 | 1.8/2.5/3.3V | -4 | fpBGA | 484 | COM | 15.5K |
| LFXP15C-5FN484C | 300 | 1.8/2.5/3.3V | -5 | fpBGA | 484 | COM | 15.5K |
| LFXP15C-3FN388C | 268 | 1.8/2.5/3.3V | -3 | fpBGA | 388 | COM | 15.5K |
| LFXP15C-4FN388C | 268 | 1.8/2.5/3.3V | -4 | fpBGA | 388 | COM | 15.5K |
| LFXP15C-5FN388C | 268 | 1.8/2.5/3.3V | -5 | fpBGA | 388 | COM | 15.5K |
| LFXP15C-3FN256C | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | COM | 15.5K |
| LFXP15C-4FN256C | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | COM | 15.5K |
| LFXP15C-5FN256C | 188 | 1.8/2.5/3.3V | -5 | fpBGA | 256 | COM | 15.5K |

Industrial (Cont.)

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP10C-3FN388I | 244 | 1.8/2.5/3.3V | -3 | fpBGA | 388 | IND | 9.7K |
| LFXP10C-4FN388I | 244 | 1.8/2.5/3.3V | -4 | fpBGA | 388 | IND | 9.7K |
| LFXP10C-3FN256I | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | IND | 9.7K |
| LFXP10C-4FN256I | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | IND | 9.7K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP15C-3FN484I | 300 | 1.8/2.5/3.3V | -3 | fpBGA | 484 | IND | 15.5K |
| LFXP15C-4FN484I | 300 | 1.8/2.5/3.3V | -4 | fpBGA | 484 | IND | 15.5K |
| LFXP15C-3FN388I | 268 | 1.8/2.5/3.3V | -3 | fpBGA | 388 | IND | 15.5K |
| LFXP15C-4FN388I | 268 | 1.8/2.5/3.3V | -4 | fpBGA | 388 | IND | 15.5K |
| LFXP15C-3FN256I | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | IND | 15.5K |
| LFXP15C-4FN256I | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | IND | 15.5K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP20C-3FN484I | 340 | 1.8/2.5/3.3V | -3 | fpBGA | 484 | IND | 19.7K |
| LFXP20C-4FN484I | 340 | 1.8/2.5/3.3V | -4 | fpBGA | 484 | IND | 19.7K |
| LFXP20C-3FN388I | 268 | 1.8/2.5/3.3V | -3 | fpBGA | 388 | IND | 19.7K |
| LFXP20C-4FN388I | 268 | 1.8/2.5/3.3V | -4 | fpBGA | 388 | IND | 19.7K |
| LFXP20C-3FN256I | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | IND | 19.7K |
| LFXP20C-4FN256I | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | IND | 19.7K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP3E-3QN208I | 136 | 1.2V | -3 | PQFP | 208 | IND | 3.1K |
| LFXP3E-4QN208I | 136 | 1.2V | -4 | PQFP | 208 | IND | 3.1K |
| LFXP3E-3TN144I | 100 | 1.2V | -3 | TQFP | 144 | IND | 3.1K |
| LFXP3E-4TN144I | 100 | 1.2V | -4 | TQFP | 144 | IND | 3.1K |
| LFXP3E-3TN100I | 62 | 1.2V | -3 | TQFP | 100 | IND | 3.1K |
| LFXP3E-4TN100I | 62 | 1.2V | -4 | TQFP | 100 | IND | 3.1K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP6E-3FN256I | 188 | 1.2V | -3 | fpBGA | 256 | IND | 5.8K |
| LFXP6E-4FN256I | 188 | 1.2V | -4 | fpBGA | 256 | IND | 5.8K |
| LFXP6E-3QN208I | 142 | 1.2V | -3 | PQFP | 208 | IND | 5.8K |
| LFXP6E-4QN208I | 142 | 1.2V | -4 | PQFP | 208 | IND | 5.8K |
| LFXP6E-3TN144I | 100 | 1.2V | -3 | TQFP | 144 | IND | 5.8K |
| LFXP6E-4TN144I | 100 | 1.2V | -4 | TQFP | 144 | IND | 5.8K |