Welcome to [E-XFL.COM](#)**Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 6000 |
| Total RAM Bits | 73728 |
| Number of I/O | 142 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 208-BFQFP |
| Supplier Device Package | 208-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp6e-4qn208c |

Features

- **Non-volatile, Infinitely Reconfigurable**
 - Instant-on – powers up in microseconds
 - No external configuration memory
 - Excellent design security, no bit stream to intercept
 - Reconfigure SRAM based logic in milliseconds
 - SRAM and non-volatile memory programmable through system configuration and JTAG ports
- **Sleep Mode**
 - Allows up to 1000x static current reduction
- **TransFR™ Reconfiguration (TFR)**
 - In-field logic update while system operates
- **Extensive Density and Package Options**
 - 3.1K to 19.7K LUT4s
 - 62 to 340 I/Os
 - Density migration supported
- **Embedded and Distributed Memory**
 - 54 Kbits to 396 Kbits sysMEM™ Embedded Block RAM
 - Up to 79 Kbits distributed RAM
 - Flexible memory resources:
 - Distributed and block memory

■ Flexible I/O Buffer

- Programmable sysIO™ buffer supports wide range of interfaces:
 - LVCMS 3.3/2.5/1.8/1.5/1.2
 - LVTTL
 - SSTL 18 Class I
 - SSTL 3/2 Class I, II
 - HSTL15 Class I, III
 - HSTL 18 Class I, II, III
 - PCI
 - LVDS, Bus-LVDS, LVPECL, RSDS

■ Dedicated DDR Memory Support

- Implements interface up to DDR333 (166MHz)

■ sysCLOCK™ PLLs



- Up to 4 analog PLLs per device
- Clock multiply, divide and phase shifting

■ System Level Support

- IEEE Standard 1149.1 Boundary Scan, plus ispTRACY™ internal logic analyzer capability
- Onboard oscillator for configuration
- Devices operate with 3.3V, 2.5V, 1.8V or 1.2V power supply

Table 1-1. LatticeXP Family Selection Guide

| Device | LFXP3 | LFXP6 | LFXP10 | LFXP15 | LFXP20 |
|---------------------------------------|------------------|------------------|------------------|------------------|------------------|
| PFU/PFF Rows | 16 | 24 | 32 | 40 | 44 |
| PFU/PFF Columns | 24 | 30 | 38 | 48 | 56 |
| PFU/PFF (Total) | 384 | 720 | 1216 | 1932 | 2464 |
| LUTs (K) | 3 | 6 | 10 | 15 | 20 |
| Distributed RAM (KBits) | 12 | 23 | 39 | 61 | 79 |
| EBR SRAM (KBits) | 54 | 72 | 216 | 324 | 396 |
| EBR SRAM Blocks | 6 | 8 | 24 | 36 | 44 |
| V _{CC} Voltage | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V | 1.2/1.8/2.5/3.3V |
| PLLs | 2 | 2 | 4 | 4 | 4 |
| Max. I/O | 136 | 188 | 244 | 300 | 340 |
| Packages and I/O Combinations: | | | | | |
| 100-pin TQFP (14 x 14 mm) | 62 | | | | |
| 144-pin TQFP (20 x 20 mm) | 100 | 100 | | | |
| 208-pin PQFP (28 x 28 mm) | 136 | 142 | | | |
| 256-ball fpBGA (17 x 17 mm) | | 188 | 188 | 188 | 188 |
| 388-ball fpBGA (23 x 23 mm) | | | 244 | 268 | 268 |
| 484-ball fpBGA (23 x 23 mm) | | | | 300 | 340 |

Figure 2-21. Input Register DDR Waveforms**Figure 2-22. INDDRXB Primitive**

Output Register Block

The output register block provides the ability to register signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation that is combined with an additional latch for DDR operation. Figure 2-23 shows the diagram of the Output Register Block.

In SDR mode, ONEG0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-type or as a latch. In DDR mode, ONEG0 is fed into one register on the positive edge of the clock and OPOS0 is latched. A multiplexer running off the same clock selects the correct register for feeding to the output (D0).

Figure 2-24 shows the design tool DDR primitives. The SDR output register has reset and clock enable available. The additional register for DDR operation does not have reset or clock enable available.

Polarity Control Logic

In a typical DDR Memory interface design, the phase relation between the incoming delayed DQS strobe and the internal system Clock (during the READ cycle) is unknown.

The LatticeXP family contains dedicated circuits to transfer data between these domains. To prevent setup and hold violations at the domain transfer between DQS (delayed) and the system Clock a clock polarity selector is used. This changes the edge on which the data is registered in the synchronizing registers in the input register block. This requires evaluation at the start of the each READ cycle for the correct clock polarity.

Prior to the READ operation in DDR memories DQS is in tristate (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit detects this transition. This signal is used to control the polarity of the clock to the synchronizing registers.

sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in eight groups referred to as Banks. The sysIO buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL.

sysIO Buffer Banks

LatticeXP devices have eight sysIO buffer banks; each is capable of supporting multiple I/O standards. Each sysIO bank has its own I/O supply voltage (V_{CCIO}), and two voltage references V_{REF1} and V_{REF2} resources allowing each bank to be completely independent from each other. Figure 2-28 shows the eight banks and their associated supplies.

In the LatticeXP devices, single-ended output buffers and ratioed input buffers (LVTTL, LVCMOS, PCI and PCI-X) are powered using V_{CCIO} . LVTTL, LVCMOS33, LVCMOS25 and LVCMOS12 can also be set as a fixed threshold input independent of V_{CCIO} . In addition to the bank V_{CCIO} supplies, the LatticeXP devices have a V_{CC} core logic power supply, and a V_{CCAUX} supply that power all differential and referenced buffers.

Each bank can support up to two separate VREF voltages, VREF1 and VREF2 that set the threshold for the referenced input buffers. In the LatticeXP devices, a dedicated pin in a bank can be configured to be a reference voltage supply pin. Each I/O is individually configurable based on the bank's supply and reference voltages.

sysIO Single-Ended DC Electrical Characteristics

| Input/Output Standard | V _{IL} | | V _{IH} | | V _{OL} Max. (V) | V _{OH} Min. (V) | I _{OL} (mA) | I _{OH} (mA) |
|--------------------------|-----------------|--------------------------|--------------------------|----------|--------------------------|--------------------------|----------------------|-----------------------|
| | Min. (V) | Max. (V) | Min. (V) | Max. (V) | | | | |
| LVCMOS 3.3 | -0.3 | 0.8 | 2.0 | 3.6 | 0.4 | V _{CCIO} - 0.4 | 20, 16, 12, 8, 4 | -20, -16, -12, -8, -4 |
| | | | | | 0.2 | V _{CCIO} - 0.2 | 0.1 | -0.1 |
| LVTTL | -0.3 | 0.8 | 2.0 | 3.6 | 0.4 | V _{CCIO} - 0.4 | 20, 16, 12, 8, 4 | -20, -16, -12, -8, -4 |
| | | | | | 0.2 | V _{CCIO} - 0.2 | 0.1 | -0.1 |
| LVCMOS 2.5 | -0.3 | 0.7 | 1.7 | 3.6 | 0.4 | V _{CCIO} - 0.4 | 20, 16, 12, 8, 4 | -20, -16, -12, -8, -4 |
| | | | | | 0.2 | V _{CCIO} - 0.2 | 0.1 | -0.1 |
| LVCMOS 1.8 | -0.3 | 0.35V _{CCIO} | 0.65V _{CCIO} | 3.6 | 0.4 | V _{CCIO} - 0.4 | 16, 12, 8, 4 | -16, -12, -8, -4 |
| | | | | | 0.2 | V _{CCIO} - 0.2 | 0.1 | -0.1 |
| LVCMOS 1.5 | -0.3 | 0.35V _{CCIO} | 0.65V _{CCIO} | 3.6 | 0.4 | V _{CCIO} - 0.4 | 8, 4 | -8, -4 |
| | | | | | 0.2 | V _{CCIO} - 0.2 | 0.1 | -0.1 |
| LVCMOS 1.2 ("C" Version) | -0.3 | 0.42 | 0.78 | 3.6 | 0.4 | V _{CCIO} - 0.4 | 6, 2 | -6, -2 |
| | | | | | 0.2 | V _{CCIO} - 0.2 | 0.1 | -0.1 |
| LVCMOS 1.2 ("E" Version) | -0.3 | 0.35V _{CC} | 0.65V _{CC} | 3.6 | 0.4 | V _{CCIO} - 0.4 | 6, 2 | -6, -2 |
| | | | | | 0.2 | V _{CCIO} - 0.2 | 0.1 | -0.1 |
| PCI | -0.3 | 0.3V _{CCIO} | 0.5V _{CCIO} | 3.6 | 0.1V _{CCIO} | 0.9V _{CCIO} | 1.5 | -0.5 |
| SSTL3 class I | -0.3 | V _{REF} - 0.2 | V _{REF} + 0.2 | 3.6 | 0.7 | V _{CCIO} - 1.1 | 8 | -8 |
| SSTL3 class II | -0.3 | V _{REF} - 0.2 | V _{REF} + 0.2 | 3.6 | 0.5 | V _{CCIO} - 0.9 | 16 | -16 |
| SSTL2 class I | -0.3 | V _{REF} - 0.18 | V _{REF} + 0.18 | 3.6 | 0.54 | V _{CCIO} - 0.62 | 7.6 | -7.6 |
| SSTL2 class II | -0.3 | V _{REF} - 0.18 | V _{REF} + 0.18 | 3.6 | 0.35 | V _{CCIO} - 0.43 | 15.2 | -15.2 |
| SSTL18 class I | -0.3 | V _{REF} - 0.125 | V _{REF} + 0.125 | 3.6 | 0.4 | V _{CCIO} - 0.4 | 6.7 | -6.7 |
| HSTL15 class I | -0.3 | V _{REF} - 0.1 | V _{REF} + 0.1 | 3.6 | 0.4 | V _{CCIO} - 0.4 | 8 | -8 |
| HSTL15 class III | -0.3 | V _{REF} - 0.1 | V _{REF} + 0.1 | 3.6 | 0.4 | V _{CCIO} - 0.4 | 24 | -8 |
| HSTL18 class I | -0.3 | V _{REF} - 0.1 | V _{REF} + 0.1 | 3.6 | 0.4 | V _{CCIO} - 0.4 | 9.6 | -9.6 |
| HSTL18 class II | -0.3 | V _{REF} - 0.1 | V _{REF} + 0.1 | 3.6 | 0.4 | V _{CCIO} - 0.4 | 16 | -16 |
| HSTL18 class III | -0.3 | V _{REF} - 0.1 | V _{REF} + 0.1 | 3.6 | 0.4 | V _{CCIO} - 0.4 | 24 | -8 |

1. The average DC current drawn by I/Os between GND connections, or between the last GND in an I/O bank and the end of an I/O bank, as shown in the logic signal connections table shall not exceed n * 8mA. Where n is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.

Differential HSTL and SSTL

Differential HSTL and SSTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output classes (class I and class II) are supported in this mode.

LVDS25E

The top and bottom side of LatticeXP devices support LVDS outputs via emulated complementary LVCMS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 3-1 is one possible solution for point-to-point signals.

Figure 3-1. LVDS25E Output Termination Example




Table 3-1. LVDS25E DC Conditions

Over Recommended Operating Conditions

| Parameter | Description | Typical | Units |
|------------|-----------------------------|---------|-------|
| V_{OH} | Output high voltage | 1.43 | V |
| V_{OL} | Output low voltage | 1.07 | V |
| V_{OD} | Output differential voltage | 0.35 | V |
| V_{CM} | Output common mode voltage | 1.25 | V |
| Z_{BACK} | Back impedance | 100 | ohms |
| I_{DC} | DC output current | 3.66 | mA |

BLVDS

The LatticeXP devices support BLVDS standard. This standard is emulated using complementary LVCMS outputs in conjunction with a parallel external resistor across the driver outputs. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

Typical Building Block Function Performance¹**Pin-to-Pin Performance (LVCMS25 12 mA Drive)**

| Function | -5 Timing | Units |
|------------------------|-----------|-------|
| Basic Functions | | |
| 16-bit decoder | 6.1 | ns |
| 32-bit decoder | 7.3 | ns |
| 64-bit decoder | 8.2 | ns |
| 4:1 MUX | 4.9 | ns |
| 8:1 MUX | 5.3 | ns |
| 16:1 MUX | 5.7 | ns |
| 32:1 MUX | 6.3 | ns |

Register to Register Performance

| Function | -5 Timing | Units |
|-------------------------------------|-----------|-------|
| Basic Functions | | |
| 16-bit decoder | 351 | MHz |
| 32-bit decoder | 248 | MHz |
| 64-bit decoder | 237 | MHz |
| 4:1 MUX | 590 | MHz |
| 8:1 MUX | 523 | MHz |
| 16:1 MUX | 434 | MHz |
| 32:1 MUX | 355 | MHz |
| 8-bit adder | 343 | MHz |
| 16-bit adder | 292 | MHz |
| 64-bit adder | 130 | MHz |
| 16-bit counter | 388 | MHz |
| 32-bit counter | 295 | MHz |
| 64-bit counter | 200 | MHz |
| 64-bit accumulator | 164 | MHz |
| Embedded Memory Functions | | |
| Single Port RAM 256x36 bits | 254 | MHz |
| True-Dual Port RAM 512x18 bits | 254 | MHz |
| Distributed Memory Functions | | |
| 16x2 SP RAM | 434 | MHz |
| 64x2 SP RAM | 332 | MHz |
| 128x4 SP RAM | 235 | MHz |
| 32x2 PDP RAM | 322 | MHz |
| 64x4 PDP RAM | 291 | MHz |

1. These timing numbers were generated using the ispLEVER design tool. Exact performance may vary with design and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

Timing v.F0.11

Derating Logic Timing

Logic timing provided in the following sections of this data sheet and in the ispLEVER design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best-case process can be much better than the values given in the tables. The ispLEVER design tool from Lattice can provide logic timing numbers at a particular temperature and voltage.

LFXP3 Logic Signal Connections: 100 TQFP

| Pin Number | Pin Function | Bank | Differential | Dual Function |
|------------|---------------------------------------|------|----------------|----------------|
| 1 | CFG1 | 0 | - | - |
| 2 | DONE | 0 | - | - |
| 3 | PROGRAMN | 7 | - | - |
| 4 | CCLK | 7 | - | - |
| 5 | PL3A | 7 | T | LUM0_PLLT_FB_A |
| 6 | PL3B | 7 | C | LUM0_PLLC_FB_A |
| 7 | VCCIO7 | 7 | - | - |
| 8 | PL5A | 7 | - | VREF1_7 |
| 9 | PL6B | 7 | - | VREF2_7 |
| 10 | GNDIO7 | 7 | - | - |
| 11 | PL7A | 7 | T ³ | DQS |
| 12 | PL7B | 7 | C ³ | - |
| 13 | PL8A | 7 | T | LUM0_PLLT_IN_A |
| 14 | PL8B | 7 | C | LUM0_PLLC_IN_A |
| 15 | PL9A | 7 | T ³ | - |
| 16 | PL9B | 7 | C ³ | - |
| 17 | VCCP0 | - | - | - |
| 18 | GNDP0 | - | - | - |
| 19 | PL12A | 6 | T | PCLKT6_0 |
| 20 | PL12B | 6 | C | PCLKC6_0 |
| 21 | GNDIO6 | 6 | - | - |
| 22 | VCCIO6 | 6 | - | - |
| 23 | PL18A | 6 | T ³ | - |
| 24 | PL18B | 6 | C ³ | - |
| 25 | VCCAUX | - | - | - |
| 26 | SLEEPN ¹ /TOE ² | - | - | - |
| 27 | INITN | 5 | - | - |
| 28 | VCC | - | - | - |
| 29 | PB2B | 5 | - | VREF1_5 |
| 30 | PB5B | 5 | - | VREF2_5 |
| 31 | PB8A | 5 | T | - |
| 32 | PB8B | 5 | C | - |
| 33 | GNDIO5 | 5 | - | - |
| 34 | PB9A | 5 | - | - |
| 35 | PB10B | 5 | - | - |
| 36 | PB11A | 5 | T | DQS |
| 37 | PB11B | 5 | C | - |
| 38 | VCCIO5 | 5 | - | - |
| 39 | PB12A | 5 | T | - |
| 40 | PB12B | 5 | C | - |
| 41 | PB13A | 5 | T | - |
| 42 | PB13B | 5 | C | - |
| 43 | GND | - | - | - |

LFXP3 & LFXP6 Logic Signal Connections: 144 TQFP (Cont.)

| Pin Number | LFXP3 | | | | LFXP6 | | | |
|------------|--------------|------|----------------|---------------|--------------|------|----------------|---------------|
| | Pin Function | Bank | Differential | Dual Function | Pin Function | Bank | Differential | Dual Function |
| 47 | PB11A | 5 | T | DQS | PB14A | 5 | T | DQS |
| 48 | PB11B | 5 | C | - | PB14B | 5 | C | - |
| 49 | VCCIO5 | 5 | - | - | VCCIO5 | 5 | - | - |
| 50 | PB12A | 5 | T | - | PB15A | 5 | T | - |
| 51 | PB12B | 5 | C | - | PB15B | 5 | C | - |
| 52 | PB13A | 5 | T | - | PB16A | 5 | T | - |
| 53 | PB13B | 5 | C | - | PB16B | 5 | C | - |
| 54 | GND | - | - | - | GND | - | - | - |
| 55 | PB14A | 4 | T | - | PB17A | 4 | T | - |
| 56 | GNDIO4 | 4 | - | - | GNDIO4 | 4 | - | - |
| 57 | PB14B | 4 | C | - | PB17B | 4 | C | - |
| 58 | PB15A | 4 | T | PCLKT4_0 | PB18A | 4 | T | PCLKT4_0 |
| 59 | PB15B | 4 | C | PCLKC4_0 | PB18B | 4 | C | PCLKC4_0 |
| 60 | PB16A | 4 | T | - | PB19A | 4 | T | - |
| 61 | VCCIO4 | 4 | - | - | VCCIO4 | 4 | - | - |
| 62 | PB16B | 4 | C | - | PB19B | 4 | C | - |
| 63 | PB19A | 4 | T | DQS | PB22A | 4 | T | DQS |
| 64 | GNDIO4 | 4 | - | - | GNDIO4 | 4 | - | - |
| 65 | PB19B | 4 | C | VREF1_4 | PB22B | 4 | C | VREF1_4 |
| 66 | PB20A | 4 | T | - | PB23A | 4 | T | - |
| 67 | PB20B | 4 | C | - | PB23B | 4 | C | - |
| 68 | VCCIO4 | 4 | - | - | VCCIO4 | 4 | - | - |
| 69 | PB22A | 4 | - | - | PB25A | 4 | - | - |
| 70 | PB24A | 4 | T | VREF2_4 | PB27A | 4 | T | VREF2_4 |
| 71 | PB24B | 4 | C | - | PB27B | 4 | C | - |
| 72 | PB25A | 4 | - | - | PB28A | 4 | - | - |
| 73 | VCC | - | - | - | VCC | - | - | - |
| 74 | PR18B | 3 | C ³ | - | PR26B | 3 | C ³ | - |
| 75 | GNDIO3 | 3 | - | - | GNDIO3 | 3 | - | - |
| 76 | PR18A | 3 | T ³ | - | PR26A | 3 | T ³ | - |
| 77 | PR17B | 3 | C | - | PR25B | 3 | C | - |
| 78 | PR17A | 3 | T | - | PR25A | 3 | T | - |
| 79 | PR16B | 3 | C ³ | - | PR24B | 3 | C ³ | - |
| 80 | PR16A | 3 | T ³ | DQS | PR24A | 3 | T ³ | DQS |
| 81 | PR15B | 3 | - | VREF1_3 | PR23B | 3 | - | VREF1_3 |
| 82 | PR14A | 3 | - | VREF2_3 | PR22A | 3 | - | VREF2_3 |
| 83 | PR13B | 3 | C | - | PR21B | 3 | C ³ | - |
| 84 | PR13A | 3 | T | - | PR21A | 3 | T ³ | - |
| 85 | GND | - | - | - | GND | - | - | - |
| 86 | PR12A | 3 | - | - | PR20A | 3 | - | - |
| 87 | PR11B | 3 | C | - | PR19B | 3 | C ³ | - |
| 88 | VCCIO3 | 3 | - | - | VCCIO3 | 3 | - | - |
| 89 | PR11A | 3 | T | - | PR19A | 3 | T ³ | - |
| 90 | GNDP1 | - | - | - | GNDP1 | - | - | - |
| 91 | VCCP1 | - | - | - | VCCP1 | - | - | - |
| 92 | PR9B | 2 | C | PCLKC2_0 | PR12B | 2 | C | PCLKC2_0 |

LFXP6 & LFXP10 Logic Signal Connections: 256 fpBGA (Cont.)

| Ball Number | LFXP6 | | | | LFXP10 | | | |
|-------------|---------------|------|----------------|---------------|---------------|------|----------------|----------------|
| | Ball Function | Bank | Differential | Dual Function | Ball Function | Bank | Differential | Dual Function |
| R8 | PB16A | 5 | T | - | PB20A | 5 | T | - |
| T9 | PB16B | 5 | C | - | PB20B | 5 | C | - |
| R9 | PB17A | 4 | T | - | PB21A | 4 | T | - |
| - | GNDIO4 | 4 | - | - | GNDIO4 | 4 | - | - |
| P9 | PB17B | 4 | C | - | PB21B | 4 | C | - |
| T10 | PB18A | 4 | T | PCLKT4_0 | PB22A | 4 | T | PCLKT4_0 |
| T11 | PB18B | 4 | C | PCLKC4_0 | PB22B | 4 | C | PCLKC4_0 |
| R10 | PB19A | 4 | T | - | PB23A | 4 | T | - |
| P10 | PB19B | 4 | C | - | PB23B | 4 | C | - |
| N9 | PB20A | 4 | - | - | PB24A | 4 | - | - |
| M9 | PB21B | 4 | - | - | PB25B | 4 | - | - |
| R12 | PB22A | 4 | T | DQS | PB26A | 4 | T | DQS |
| - | GNDIO4 | 4 | - | - | GNDIO4 | 4 | - | - |
| T12 | PB22B | 4 | C | VREF1_4 | PB26B | 4 | C | VREF1_4 |
| P13 | PB23A | 4 | T | - | PB27A | 4 | T | - |
| R13 | PB23B | 4 | C | - | PB27B | 4 | C | - |
| M11 | PB24A | 4 | T | - | PB28A | 4 | T | - |
| N11 | PB24B | 4 | C | - | PB28B | 4 | C | - |
| N10 | PB25A | 4 | T | - | PB29A | 4 | T | - |
| M10 | PB25B | 4 | C | - | PB29B | 4 | C | - |
| T13 | PB26A | 4 | T | - | PB30A | 4 | T | - |
| - | GNDIO4 | 4 | - | - | GNDIO4 | 4 | - | - |
| P14 | PB26B | 4 | C | - | PB30B | 4 | C | - |
| R11 | PB27A | 4 | T | VREF2_4 | PB31A | 4 | T | VREF2_4 |
| P12 | PB27B | 4 | C | - | PB31B | 4 | C | - |
| T14 | PB28A | 4 | - | - | PB32A | 4 | - | - |
| R14 | PB29B | 4 | - | - | PB33B | 4 | - | - |
| P11 | PB30A | 4 | T | DQS | PB34A | 4 | T | DQS |
| N12 | PB30B | 4 | C | - | PB34B | 4 | C | - |
| T15 | PB31A | 4 | T | - | PB35A | 4 | T | - |
| - | GNDIO4 | 4 | - | - | GNDIO4 | 4 | - | - |
| R15 | PB31B | 4 | C | - | PB35B | 4 | C | - |
| - | GNDIO3 | 3 | - | - | GNDIO3 | 3 | - | - |
| P15 | PR26B | 3 | C ³ | - | PR34B | 3 | C | RLM0_PLLC_FB_A |
| N15 | PR26A | 3 | T ³ | - | PR34A | 3 | T | RLM0_PLLT_FB_A |
| P16 | PR24B | 3 | C ³ | - | PR33B | 3 | C ³ | - |
| R16 | PR24A | 3 | T ³ | DQS | PR33A | 3 | T ³ | DQS |
| M15 | PR15B | 3 | - | - | PR32B | 3 | - | - |
| N14 | PR23B | 3 | - | VREF1_3 | PR31A | 3 | - | VREF1_3 |
| - | GNDIO3 | 3 | - | - | GNDIO3 | 3 | - | - |
| M14 | PR25B | 3 | C | - | PR29B | 3 | C | - |
| L13 | PR25A | 3 | T | - | PR29A | 3 | T | - |

LFXP6 & LFXP10 Logic Signal Connections: 256 fpBGA (Cont.)

| Ball Number | LFXP6 | | | | LFXP10 | | | |
|-------------|---------------|------|--------------|---------------|---------------|------|--------------|---------------|
| | Ball Function | Bank | Differential | Dual Function | Ball Function | Bank | Differential | Dual Function |
| E8 | PT13B | 0 | - | - | PT17B | 0 | - | - |
| D8 | PT12A | 0 | - | DOUT | PT16A | 0 | - | DOUT |
| A6 | PT11B | 0 | C | - | PT15B | 0 | C | - |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| C6 | PT11A | 0 | T | WRITEN | PT15A | 0 | T | WRITEN |
| E7 | PT10B | 0 | C | - | PT14B | 0 | C | - |
| D7 | PT10A | 0 | T | VREF1_0 | PT14A | 0 | T | VREF1_0 |
| A5 | PT9B | 0 | C | - | PT13B | 0 | C | - |
| B5 | PT9A | 0 | T | DI | PT13A | 0 | T | DI |
| A4 | PT8B | 0 | C | - | PT12B | 0 | C | - |
| B6 | PT8A | 0 | T | CSN | PT12A | 0 | T | CSN |
| E6 | PT7B | 0 | C | - | PT11B | 0 | C | - |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| D6 | PT7A | 0 | T | - | PT11A | 0 | T | - |
| D5 | PT6B | 0 | C | VREF2_0 | PT10B | 0 | C | VREF2_0 |
| A3 | PT6A | 0 | T | DQS | PT10A | 0 | T | DQS |
| B3 | PT5B | 0 | - | - | PT9B | 0 | - | - |
| B2 | PT4A | 0 | - | - | PT8A | 0 | - | - |
| A2 | PT3B | 0 | C | - | PT7B | 0 | C | - |
| B1 | PT3A | 0 | T | - | PT7A | 0 | T | - |
| F5 | PT2B | 0 | C | - | PT6B | 0 | C | - |
| - | GNDIO0 | 0 | - | - | GNDIO0 | 0 | - | - |
| C5 | PT2A | 0 | T | - | PT6A | 0 | T | - |
| C4 | CFG0 | 0 | - | - | CFG0 | 0 | - | - |
| B4 | CFG1 | 0 | - | - | CFG1 | 0 | - | - |
| C3 | DONE | 0 | - | - | DONE | 0 | - | - |
| A1 | GND | - | - | - | GND | - | - | - |
| A16 | GND | - | - | - | GND | - | - | - |
| F11 | GND | - | - | - | GND | - | - | - |
| F6 | GND | - | - | - | GND | - | - | - |
| G10 | GND | - | - | - | GND | - | - | - |
| G7 | GND | - | - | - | GND | - | - | - |
| G8 | GND | - | - | - | GND | - | - | - |
| G9 | GND | - | - | - | GND | - | - | - |
| H10 | GND | - | - | - | GND | - | - | - |
| H7 | GND | - | - | - | GND | - | - | - |
| H8 | GND | - | - | - | GND | - | - | - |
| H9 | GND | - | - | - | GND | - | - | - |
| J10 | GND | - | - | - | GND | - | - | - |
| J7 | GND | - | - | - | GND | - | - | - |
| J8 | GND | - | - | - | GND | - | - | - |
| J9 | GND | - | - | - | GND | - | - | - |

LFXP15 & LFXP20 Logic Signal Connections: 256 fpBGA (Cont.)

| Ball Number | LFXP15 | | | | LFXP20 | | | |
|-------------|---------------------------------------|------|----------------|----------------|---------------------------------------|------|----------------|----------------|
| | Ball Function | Bank | Differential | Dual Function | Ball Function | Bank | Differential | Dual Function |
| L4 | PL32A | 6 | - | - | PL36A | 6 | - | - |
| - | GNDIO6 | 6 | - | - | GNDIO6 | 6 | - | - |
| K4 | PL33A | 6 | T | - | PL37A | 6 | T | - |
| K5 | PL33B | 6 | C | - | PL37B | 6 | C | - |
| N1 | PL35A | 6 | - | VREF2_6 | PL39A | 6 | - | VREF2_6 |
| N2 | PL36B | 6 | - | - | PL40B | 6 | - | - |
| P1 | PL37A | 6 | T ³ | DQS | PL41A | 6 | T ³ | DQS |
| P2 | PL37B | 6 | C ³ | - | PL41B | 6 | C ³ | - |
| - | GNDIO6 | 6 | - | - | GNDIO6 | 6 | - | - |
| L5 | PL38A | 6 | T | LLM0_PLLT_FB_A | PL42A | 6 | T | LLM0_PLLT_FB_A |
| M6 | PL38B | 6 | C | LLM0_PLLC_FB_A | PL42B | 6 | C | LLM0_PLLC_FB_A |
| M3 | PL39A | 6 | T ³ | - | PL43A | 6 | T ³ | - |
| N3 | PL39B | 6 | C ³ | - | PL43B | 6 | C ³ | - |
| - | GNDIO6 | 6 | - | - | GNDIO6 | 6 | - | - |
| P4 | SLEEPN ¹ /TOE ² | - | - | - | SLEEPN ¹ /TOE ² | - | - | - |
| P3 | INITN | 5 | - | - | INITN | 5 | - | - |
| - | GNDIO5 | 5 | - | - | GNDIO5 | 5 | - | - |
| - | GNDIO5 | 5 | - | - | GNDIO5 | 5 | - | - |
| - | GNDIO5 | 5 | - | - | GNDIO5 | 5 | - | - |
| R4 | PB11A | 5 | T | - | PB15A | 5 | T | - |
| N5 | PB11B | 5 | C | - | PB15B | 5 | C | - |
| P5 | PB12A | 5 | T | VREF1_5 | PB16A | 5 | T | VREF1_5 |
| - | GNDIO5 | 5 | - | - | GNDIO5 | 5 | - | - |
| R1 | PB12B | 5 | C | - | PB16B | 5 | C | - |
| N6 | PB13A | 5 | - | - | PB17A | 5 | - | - |
| M7 | PB14B | 5 | - | - | PB18B | 5 | - | - |
| R2 | PB15A | 5 | T | DQS | PB19A | 5 | T | DQS |
| T2 | PB15B | 5 | C | - | PB19B | 5 | C | - |
| R3 | PB16A | 5 | T | - | PB20A | 5 | T | - |
| T3 | PB16B | 5 | C | - | PB20B | 5 | C | - |
| T4 | PB17A | 5 | T | - | PB21A | 5 | T | - |
| R5 | PB17B | 5 | C | VREF2_5 | PB21B | 5 | C | VREF2_5 |
| N7 | PB18A | 5 | T | - | PB22A | 5 | T | - |
| - | GNDIO5 | 5 | - | - | GNDIO5 | 5 | - | - |
| M8 | PB18B | 5 | C | - | PB22B | 5 | C | - |
| T5 | PB19A | 5 | T | - | PB23A | 5 | T | - |
| P6 | PB19B | 5 | C | - | PB23B | 5 | C | - |
| T6 | PB20A | 5 | T | - | PB24A | 5 | T | - |
| R6 | PB20B | 5 | C | - | PB24B | 5 | C | - |
| P7 | PB21A | 5 | - | - | PB25A | 5 | - | - |
| N8 | PB22B | 5 | - | - | PB26B | 5 | - | - |
| R7 | PB23A | 5 | T | DQS | PB27A | 5 | T | DQS |

LFXP10, LFXP15 & LFXP20 Logic Signal Connections: 388 fpBGA (Cont.)

| Ball Number | LFXP10 | | | | LFXP15 | | | | LFXP20 | | | |
|-------------|---------------|------|----------------|----------------|---------------|------|----------------|----------------|---------------|------|----------------|----------------|
| | Ball Function | Bank | Diff. | Dual Function | Ball Function | Bank | Diff. | Dual Function | Ball Function | Bank | Diff. | Dual Function |
| M21 | VCCP1 | - | - | - | VCCP1 | - | - | - | VCCP1 | - | - | - |
| - | GNDIO2 | 2 | - | - | GNDIO2 | 2 | - | - | GNDIO2 | 2 | - | - |
| M22 | PR18B | 2 | C ³ | - | PR22B | 2 | C ³ | - | PR22B | 2 | C ³ | - |
| L22 | PR18A | 2 | T ³ | - | PR22A | 2 | T ³ | - | PR22A | 2 | T ³ | - |
| K22 | PR17B | 2 | C | PCLKC2_0 | PR21B | 2 | C | PCLKC2_0 | PR21B | 2 | C | PCLKC2_0 |
| K21 | PR17A | 2 | T | PCLKT2_0 | PR21A | 2 | T | PCLKT2_0 | PR21A | 2 | T | PCLKT2_0 |
| L19 | PR16B | 2 | C ³ | - | PR20B | 2 | C ³ | - | PR20B | 2 | C ³ | - |
| K20 | PR16A | 2 | T ³ | DQS | PR20A | 2 | T ³ | DQS | PR20A | 2 | T ³ | DQS |
| L20 | PR15B | 2 | - | - | PR19B | 2 | - | - | PR19B | 2 | - | - |
| L21 | PR14A | 2 | - | VREF1_2 | PR18A | 2 | - | VREF1_2 | PR18A | 2 | - | VREF1_2 |
| - | GNDIO2 | 2 | - | - | GNDIO2 | 2 | - | - | GNDIO2 | 2 | - | - |
| J22 | PR13B | 2 | C ³ | - | PR17B | 2 | C ³ | - | PR17B | 2 | C ³ | - |
| J21 | PR13A | 2 | T ³ | - | PR17A | 2 | T ³ | - | PR17A | 2 | T ³ | - |
| H22 | PR12B | 2 | C | RUM0_PLLC_IN_A | PR16B | 2 | C | RUM0_PLLC_IN_A | PR16B | 2 | C | RUM0_PLLC_IN_A |
| H21 | PR12A | 2 | T | RUM0_PLLT_IN_A | PR16A | 2 | T | RUM0_PLLT_IN_A | PR16A | 2 | T | RUM0_PLLT_IN_A |
| K19 | PR11B | 2 | C ³ | - | PR15B | 2 | C ³ | - | PR15B | 2 | C ³ | - |
| J19 | PR11A | 2 | T ³ | - | PR15A | 2 | T ³ | - | PR15A | 2 | T ³ | - |
| - | GNDIO2 | 2 | - | - | GNDIO2 | 2 | - | - | GNDIO2 | 2 | - | - |
| J20 | PR9B | 2 | C ³ | - | PR13B | 2 | C ³ | - | PR13B | 2 | C ³ | - |
| H20 | PR9A | 2 | T ³ | - | PR13A | 2 | T ³ | - | PR13A | 2 | T ³ | - |
| H19 | PR8B | 2 | C | - | PR12B | 2 | C | - | PR12B | 2 | C | - |
| G19 | PR8A | 2 | T | - | PR12A | 2 | T | - | PR12A | 2 | T | - |
| G22 | PR7B | 2 | C ³ | - | PR11B | 2 | C ³ | - | PR11B | 2 | C ³ | - |
| G21 | PR7A | 2 | T ³ | DQS | PR11A | 2 | T ³ | DQS | PR11A | 2 | T ³ | DQS |
| - | GNDIO2 | 2 | - | - | GNDIO2 | 2 | - | - | GNDIO2 | 2 | - | - |
| F20 | PR6B | 2 | - | - | PR10B | 2 | - | - | PR10B | 2 | - | - |
| G20 | PR5A | 2 | - | VREF2_2 | PR9A | 2 | - | VREF2_2 | PR9A | 2 | - | VREF2_2 |
| F22 | PR4B | 2 | C ³ | - | PR8B | 2 | C ³ | - | PR8B | 2 | C ³ | - |
| F21 | PR4A | 2 | T ³ | - | PR8A | 2 | T ³ | - | PR8A | 2 | T ³ | - |
| E22 | PR3B | 2 | C | RUM0_PLLC_FB_A | PR7B | 2 | C | RUM0_PLLC_FB_A | PR7B | 2 | C | RUM0_PLLC_FB_A |
| E21 | PR3A | 2 | T | RUM0_PLLT_FB_A | PR7A | 2 | T | RUM0_PLLT_FB_A | PR7A | 2 | T | RUM0_PLLT_FB_A |
| D22 | PR2B | 2 | C ³ | - | PR6B | 2 | C ³ | - | PR6B | 2 | C ³ | - |
| D21 | PR2A | 2 | T ³ | - | PR6A | 2 | T ³ | - | PR6A | 2 | T ³ | - |
| - | GNDIO2 | 2 | - | - | GNDIO2 | 2 | - | - | GNDIO2 | 2 | - | - |
| F19 | TDO | - | - | - | TDO | - | - | - | TDO | - | - | - |
| E20 | VCCJ | - | - | - | VCCJ | - | - | - | VCCJ | - | - | - |
| D20 | TDI | - | - | - | TDI | - | - | - | TDI | - | - | - |
| D19 | TMS | - | - | - | TMS | - | - | - | TMS | - | - | - |
| D18 | TCK | - | - | - | TCK | - | - | - | TCK | - | - | - |
| - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - |
| E19 | - | - | - | - | PT48A | 1 | - | - | PT52A | 1 | - | - |
| D17 | - | - | - | - | PT47B | 1 | C | - | PT51B | 1 | C | - |
| D16 | - | - | - | - | PT47A | 1 | T | DQS | PT51A | 1 | T | DQS |
| C16 | - | - | - | - | PT46B | 1 | - | - | PT50B | 1 | - | - |
| C15 | - | - | - | - | PT45A | 1 | - | - | PT49A | 1 | - | - |
| C17 | - | - | - | - | PT44B | 1 | C | - | PT48B | 1 | C | - |
| C18 | PT39A | 1 | - | - | PT44A | 1 | T | - | PT48A | 1 | T | - |
| C19 | PT38B | 1 | C | - | PT43B | 1 | C | - | PT47B | 1 | C | - |
| - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - | GNDIO1 | 1 | - | - |

LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

| Ball Number | LFXP15 | | | | | LFXP20 | | | | |
|-------------|---------------|------|----------------|----------------|--|---------------|------|----------------|----------------|--|
| | Ball Function | Bank | Differential | Dual Function | | Ball Function | Bank | Differential | Dual Function | |
| L1 | - | - | - | - | | PL23A | 7 | T ³ | - | |
| M1 | - | - | - | - | | PL23B | 7 | C ³ | - | |
| M2 | - | - | - | - | | PL24A | 7 | - | - | |
| L5 | VCCP0 | - | - | - | | VCCP0 | - | - | - | |
| N2 | GNDP0 | - | - | - | | GNDP0 | - | - | - | |
| N1 | - | - | - | - | | PL25B | 6 | - | - | |
| P2 | - | - | - | - | | PL26A | 6 | T ³ | - | |
| P1 | - | - | - | - | | PL26B | 6 | C ³ | - | |
| M4 | PL23A | 6 | T ³ | - | | PL27A | 6 | T ³ | - | |
| M3 | PL23B | 6 | C ³ | - | | PL27B | 6 | C ³ | - | |
| R2 | PL24A | 6 | T | PCLKT6_0 | | PL28A | 6 | T | PCLKT6_0 | |
| - | GNDIO6 | 6 | - | - | | GNDIO6 | 6 | - | - | |
| R1 | PL24B | 6 | C | PCLKC6_0 | | PL28B | 6 | C | PCLKC6_0 | |
| N3 | PL25A | 6 | T ³ | - | | PL29A | 6 | T ³ | - | |
| N4 | PL25B | 6 | C ³ | - | | PL29B | 6 | C ³ | - | |
| M5 | PL26A | 6 | - | - | | PL30A | 6 | - | - | |
| N5 | PL27B | 6 | - | VREF1_6 | | PL31B | 6 | - | VREF1_6 | |
| T2 | PL28A | 6 | T ³ | DQS | | PL32A | 6 | T ³ | DQS | |
| T1 | PL28B | 6 | C ³ | - | | PL32B | 6 | C ³ | - | |
| - | GNDIO6 | 6 | - | - | | GNDIO6 | 6 | - | - | |
| U2 | PL29A | 6 | T | LLM0_PLLT_IN_A | | PL33A | 6 | T | LLM0_PLLT_IN_A | |
| U1 | PL29B | 6 | C | LLM0_PLLC_IN_A | | PL33B | 6 | C | LLM0_PLLC_IN_A | |
| P3 | PL30A | 6 | T ³ | - | | PL34A | 6 | T ³ | - | |
| P4 | PL30B | 6 | C ³ | - | | PL34B | 6 | C ³ | - | |
| P6 | PL32A | 6 | T ³ | - | | PL36A | 6 | T ³ | - | |
| P5 | PL32B | 6 | C ³ | - | | PL36B | 6 | C ³ | - | |
| - | GNDIO6 | 6 | - | - | | GNDIO6 | 6 | - | - | |
| V2 | PL33A | 6 | T | - | | PL37A | 6 | T | - | |
| V1 | PL33B | 6 | C | - | | PL37B | 6 | C | - | |
| W2 | PL34A | 6 | T ³ | - | | PL38A | 6 | T ³ | - | |
| W1 | PL34B | 6 | C ³ | - | | PL38B | 6 | C ³ | - | |
| R3 | PL35A | 6 | - | VREF2_6 | | PL39A | 6 | - | VREF2_6 | |
| R4 | PL36B | 6 | - | - | | PL40B | 6 | - | - | |
| R6 | PL37A | 6 | T ³ | DQS | | PL41A | 6 | T ³ | DQS | |
| R5 | PL37B | 6 | C ³ | - | | PL41B | 6 | C ³ | - | |
| - | GNDIO6 | 6 | - | - | | GNDIO6 | 6 | - | - | |
| Y2 | PL38A | 6 | T | LLM0_PLLT_FB_A | | PL42A | 6 | T | LLM0_PLLT_FB_A | |
| Y1 | PL38B | 6 | C | LLM0_PLLC_FB_A | | PL42B | 6 | C | LLM0_PLLC_FB_A | |
| T3 | PL39A | 6 | T ³ | - | | PL43A | 6 | T ³ | - | |
| T4 | PL39B | 6 | C ³ | - | | PL43B | 6 | C ³ | - | |
| W3 | PL40A | 6 | T ³ | - | | PL44A | 6 | T ³ | - | |
| V3 | PL40B | 6 | C ³ | - | | PL44B | 6 | C ³ | - | |

LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)

| Ball Number | LFXP15 | | | | LFXP20 | | | |
|-------------|---------------------------------------|------|----------------|---------------|---------------------------------------|------|----------------|---------------|
| | Ball Function | Bank | Differential | Dual Function | Ball Function | Bank | Differential | Dual Function |
| T6 | PL41A | 6 | T | - | PL45A | 6 | T | - |
| T5 | PL41B | 6 | C | - | PL45B | 6 | C | - |
| - | GNDIO6 | 6 | - | - | GNDIO6 | 6 | - | - |
| U3 | PL42A | 6 | T ³ | - | PL46A | 6 | T ³ | - |
| U4 | PL42B | 6 | C ³ | - | PL46B | 6 | C ³ | - |
| V4 | PL43A | 6 | - | - | PL47A | 6 | - | - |
| W4 | SLEEPN ¹ /TOE ² | - | - | - | SLEEPN ¹ /TOE ² | - | - | - |
| W5 | INITN | 5 | - | - | INITN | 5 | - | - |
| Y3 | - | - | - | - | PB3B | 5 | - | - |
| - | GNDIO5 | 5 | - | - | GNDIO5 | 5 | - | - |
| U5 | - | - | - | - | PB4A | 5 | T | - |
| V5 | - | - | - | - | PB4B | 5 | C | - |
| Y4 | - | - | - | - | PB5A | 5 | T | - |
| Y5 | - | - | - | - | PB5B | 5 | C | - |
| V6 | - | - | - | - | PB6A | 5 | T | - |
| - | GNDIO5 | 5 | - | - | GNDIO5 | 5 | - | - |
| U6 | - | - | - | - | PB6B | 5 | C | - |
| W6 | PB3A | 5 | T | - | PB7A | 5 | T | - |
| Y6 | PB3B | 5 | C | - | PB7B | 5 | C | - |
| AA2 | PB4A | 5 | T | - | PB8A | 5 | T | - |
| AA3 | PB4B | 5 | C | - | PB8B | 5 | C | - |
| V7 | PB5A | 5 | - | - | PB9A | 5 | - | - |
| U7 | PB6B | 5 | - | - | PB10B | 5 | - | - |
| Y7 | PB7A | 5 | T | DQS | PB11A | 5 | T | DQS |
| W7 | PB7B | 5 | C | - | PB11B | 5 | C | - |
| AA4 | PB8A | 5 | T | - | PB12A | 5 | T | - |
| - | GNDIO5 | 5 | - | - | GNDIO5 | 5 | - | - |
| AA5 | PB8B | 5 | C | - | PB12B | 5 | C | - |
| AB3 | PB9A | 5 | T | - | PB13A | 5 | T | - |
| AB4 | PB9B | 5 | C | - | PB13B | 5 | C | - |
| AA6 | PB10A | 5 | T | - | PB14A | 5 | T | - |
| AA7 | PB10B | 5 | C | - | PB14B | 5 | C | - |
| U8 | PB11A | 5 | T | - | PB15A | 5 | T | - |
| V8 | PB11B | 5 | C | - | PB15B | 5 | C | - |
| Y8 | PB12A | 5 | T | VREF1_5 | PB16A | 5 | T | VREF1_5 |
| - | GNDIO5 | 5 | - | - | GNDIO5 | 5 | - | - |
| W8 | PB12B | 5 | C | - | PB16B | 5 | C | - |
| V9 | PB13A | 5 | - | - | PB17A | 5 | - | - |
| U9 | PB14B | 5 | - | - | PB18B | 5 | - | - |
| Y9 | PB15A | 5 | T | DQS | PB19A | 5 | T | DQS |
| W9 | PB15B | 5 | C | - | PB19B | 5 | C | - |

Conventional Packaging**Commercial**

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP3C-3Q208C | 136 | 1.8/2.5/3.3V | -3 | PQFP | 208 | COM | 3.1K |
| LFXP3C-4Q208C | 136 | 1.8/2.5/3.3V | -4 | PQFP | 208 | COM | 3.1K |
| LFXP3C-5Q208C | 136 | 1.8/2.5/3.3V | -5 | PQFP | 208 | COM | 3.1K |
| LFXP3C-3T144C | 100 | 1.8/2.5/3.3V | -3 | TQFP | 144 | COM | 3.1K |
| LFXP3C-4T144C | 100 | 1.8/2.5/3.3V | -4 | TQFP | 144 | COM | 3.1K |
| LFXP3C-5T144C | 100 | 1.8/2.5/3.3V | -5 | TQFP | 144 | COM | 3.1K |
| LFXP3C-3T100C | 62 | 1.8/2.5/3.3V | -3 | TQFP | 100 | COM | 3.1K |
| LFXP3C-4T100C | 62 | 1.8/2.5/3.3V | -4 | TQFP | 100 | COM | 3.1K |
| LFXP3C-5T100C | 62 | 1.8/2.5/3.3V | -5 | TQFP | 100 | COM | 3.1K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP6C-3F256C | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | COM | 5.8K |
| LFXP6C-4F256C | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | COM | 5.8K |
| LFXP6C-5F256C | 188 | 1.8/2.5/3.3V | -5 | fpBGA | 256 | COM | 5.8K |
| LFXP6C-3Q208C | 142 | 1.8/2.5/3.3V | -3 | PQFP | 208 | COM | 5.8K |
| LFXP6C-4Q208C | 142 | 1.8/2.5/3.3V | -4 | PQFP | 208 | COM | 5.8K |
| LFXP6C-5Q208C | 142 | 1.8/2.5/3.3V | -5 | PQFP | 208 | COM | 5.8K |
| LFXP6C-3T144C | 100 | 1.8/2.5/3.3V | -3 | TQFP | 144 | COM | 5.8K |
| LFXP6C-4T144C | 100 | 1.8/2.5/3.3V | -4 | TQFP | 144 | COM | 5.8K |
| LFXP6C-5T144C | 100 | 1.8/2.5/3.3V | -5 | TQFP | 144 | COM | 5.8K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP10C-3F388C | 244 | 1.8/2.5/3.3V | -3 | fpBGA | 388 | COM | 9.7K |
| LFXP10C-4F388C | 244 | 1.8/2.5/3.3V | -4 | fpBGA | 388 | COM | 9.7K |
| LFXP10C-5F388C | 244 | 1.8/2.5/3.3V | -5 | fpBGA | 388 | COM | 9.7K |
| LFXP10C-3F256C | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | COM | 9.7K |
| LFXP10C-4F256C | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | COM | 9.7K |
| LFXP10C-5F256C | 188 | 1.8/2.5/3.3V | -5 | fpBGA | 256 | COM | 9.7K |

Industrial (Cont.)

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP15C-3F484I | 300 | 1.8/2.5/3.3V | -3 | fpBGA | 484 | IND | 15.5K |
| LFXP15C-4F484I | 300 | 1.8/2.5/3.3V | -4 | fpBGA | 484 | IND | 15.5K |
| LFXP15C-3F388I | 268 | 1.8/2.5/3.3V | -3 | fpBGA | 388 | IND | 15.5K |
| LFXP15C-4F388I | 268 | 1.8/2.5/3.3V | -4 | fpBGA | 388 | IND | 15.5K |
| LFXP15C-3F256I | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | IND | 15.5K |
| LFXP15C-4F256I | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | IND | 15.5K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP20C-3F484I | 340 | 1.8/2.5/3.3V | -3 | fpBGA | 484 | IND | 19.7K |
| LFXP20C-4F484I | 340 | 1.8/2.5/3.3V | -4 | fpBGA | 484 | IND | 19.7K |
| LFXP20C-3F388I | 268 | 1.8/2.5/3.3V | -3 | fpBGA | 388 | IND | 19.7K |
| LFXP20C-4F388I | 268 | 1.8/2.5/3.3V | -4 | fpBGA | 388 | IND | 19.7K |
| LFXP20C-3F256I | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | IND | 19.7K |
| LFXP20C-4F256I | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | IND | 19.7K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP3E-3Q208I | 136 | 1.2V | -3 | PQFP | 208 | IND | 3.1K |
| LFXP3E-4Q208I | 136 | 1.2V | -4 | PQFP | 208 | IND | 3.1K |
| LFXP3E-3T144I | 100 | 1.2V | -3 | TQFP | 144 | IND | 3.1K |
| LFXP3E-4T144I | 100 | 1.2V | -4 | TQFP | 144 | IND | 3.1K |
| LFXP3E-3T100I | 62 | 1.2V | -3 | TQFP | 100 | IND | 3.1K |
| LFXP3E-4T100I | 62 | 1.2V | -4 | TQFP | 100 | IND | 3.1K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP6E-3F256I | 188 | 1.2V | -3 | fpBGA | 256 | IND | 5.8K |
| LFXP6E-4F256I | 188 | 1.2V | -4 | fpBGA | 256 | IND | 5.8K |
| LFXP6E-3Q208I | 142 | 1.2V | -3 | PQFP | 208 | IND | 5.8K |
| LFXP6E-4Q208I | 142 | 1.2V | -4 | PQFP | 208 | IND | 5.8K |
| LFXP6E-3T144I | 100 | 1.2V | -3 | TQFP | 144 | IND | 5.8K |
| LFXP6E-4T144I | 100 | 1.2V | -4 | TQFP | 144 | IND | 5.8K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|--------------------|-------------|----------------|--------------|----------------|-------------|--------------|-------------|
| LFXP10E-3F388I | 244 | 1.2V | -3 | fpBGA | 388 | IND | 9.7K |
| LFXP10E-4F388I | 244 | 1.2V | -4 | fpBGA | 388 | IND | 9.7K |
| LFXP10E-3F256I | 188 | 1.2V | -3 | fpBGA | 256 | IND | 9.7K |
| LFXP10E-4F256I | 188 | 1.2V | -4 | fpBGA | 256 | IND | 9.7K |

Industrial (Cont.)

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|---------|-------|---------|------|-------|-------|
| LFXP15E-3F484I | 300 | 1.2V | -3 | fpBGA | 484 | IND | 15.5K |
| LFXP15E-4F484I | 300 | 1.2V | -4 | fpBGA | 484 | IND | 15.5K |
| LFXP15E-3F388I | 268 | 1.2V | -3 | fpBGA | 388 | IND | 15.5K |
| LFXP15E-4F388I | 268 | 1.2V | -4 | fpBGA | 388 | IND | 15.5K |
| LFXP15E-3F256I | 188 | 1.2V | -3 | fpBGA | 256 | IND | 15.5K |
| LFXP15E-4F256I | 188 | 1.2V | -4 | fpBGA | 256 | IND | 15.5K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|---------|-------|---------|------|-------|-------|
| LFXP20E-3F484I | 340 | 1.2V | -3 | fpBGA | 484 | IND | 19.7K |
| LFXP20E-4F484I | 340 | 1.2V | -4 | fpBGA | 484 | IND | 19.7K |
| LFXP20E-3F388I | 268 | 1.2V | -3 | fpBGA | 388 | IND | 19.7K |
| LFXP20E-4F388I | 268 | 1.2V | -4 | fpBGA | 388 | IND | 19.7K |
| LFXP20E-3F256I | 188 | 1.2V | -3 | fpBGA | 256 | IND | 19.7K |
| LFXP20E-4F256I | 188 | 1.2V | -4 | fpBGA | 256 | IND | 19.7K |

Commercial (Cont.)

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|-----------------|------|---------|-------|---------|------|-------|-------|
| LFXP15E-3FN484C | 300 | 1.2V | -3 | fpBGA | 484 | COM | 15.5K |
| LFXP15E-4FN484C | 300 | 1.2V | -4 | fpBGA | 484 | COM | 15.5K |
| LFXP15E-5FN484C | 300 | 1.2V | -5 | fpBGA | 484 | COM | 15.5K |
| LFXP15E-3FN388C | 268 | 1.2V | -3 | fpBGA | 388 | COM | 15.5K |
| LFXP15E-4FN388C | 268 | 1.2V | -4 | fpBGA | 388 | COM | 15.5K |
| LFXP15E-5FN388C | 268 | 1.2V | -5 | fpBGA | 388 | COM | 15.5K |
| LFXP15E-3FN256C | 188 | 1.2V | -3 | fpBGA | 256 | COM | 15.5K |
| LFXP15E-4FN256C | 188 | 1.2V | -4 | fpBGA | 256 | COM | 15.5K |
| LFXP15E-5FN256C | 188 | 1.2V | -5 | fpBGA | 256 | COM | 15.5K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|-----------------|------|---------|-------|---------|------|-------|-------|
| LFXP20E-3FN484C | 340 | 1.2V | -3 | fpBGA | 484 | COM | 19.7K |
| LFXP20E-4FN484C | 340 | 1.2V | -4 | fpBGA | 484 | COM | 19.7K |
| LFXP20E-5FN484C | 340 | 1.2V | -5 | fpBGA | 484 | COM | 19.7K |
| LFXP20E-3FN388C | 268 | 1.2V | -3 | fpBGA | 388 | COM | 19.7K |
| LFXP20E-4FN388C | 268 | 1.2V | -4 | fpBGA | 388 | COM | 19.7K |
| LFXP20E-5FN388C | 268 | 1.2V | -5 | fpBGA | 388 | COM | 19.7K |
| LFXP20E-3FN256C | 188 | 1.2V | -3 | fpBGA | 256 | COM | 19.7K |
| LFXP20E-4FN256C | 188 | 1.2V | -4 | fpBGA | 256 | COM | 19.7K |
| LFXP20E-5FN256C | 188 | 1.2V | -5 | fpBGA | 256 | COM | 19.7K |

Industrial

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|--------------|-------|---------|------|-------|------|
| LFXP3C-3QN208I | 136 | 1.8/2.5/3.3V | -3 | PQFP | 208 | IND | 3.1K |
| LFXP3C-4QN208I | 136 | 1.8/2.5/3.3V | -4 | PQFP | 208 | IND | 3.1K |
| LFXP3C-3TN144I | 100 | 1.8/2.5/3.3V | -3 | TQFP | 144 | IND | 3.1K |
| LFXP3C-4TN144I | 100 | 1.8/2.5/3.3V | -4 | TQFP | 144 | IND | 3.1K |
| LFXP3C-3TN100I | 62 | 1.8/2.5/3.3V | -3 | TQFP | 100 | IND | 3.1K |
| LFXP3C-4TN100I | 62 | 1.8/2.5/3.3V | -4 | TQFP | 100 | IND | 3.1K |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|--------------|-------|---------|------|-------|------|
| LFXP6C-3FN256I | 188 | 1.8/2.5/3.3V | -3 | fpBGA | 256 | IND | 5.8K |
| LFXP6C-4FN256I | 188 | 1.8/2.5/3.3V | -4 | fpBGA | 256 | IND | 5.8K |
| LFXP6C-3QN208I | 142 | 1.8/2.5/3.3V | -3 | PQFP | 208 | IND | 5.8K |
| LFXP6C-4QN208I | 142 | 1.8/2.5/3.3V | -4 | PQFP | 208 | IND | 5.8K |
| LFXP6C-3TN144I | 100 | 1.8/2.5/3.3V | -3 | TQFP | 144 | IND | 5.8K |
| LFXP6C-4TN144I | 100 | 1.8/2.5/3.3V | -4 | TQFP | 144 | IND | 5.8K |



LatticeXP Family Data Sheet

Revision History

November 2007

Data Sheet DS1001

Revision History

| Date | Version | Section | Change Summary |
|----------------|---------|----------------------------------|---|
| February 2005 | 01.0 | — | Initial release. |
| April 2005 | 01.1 | Architecture | EBR memory support section updated with clarification. |
| May 2005 | 01.2 | Introduction | Added TransFR Reconfiguration to Features section. |
| | | Architecture | Added TransFR section. |
| June 2005 | 01.3 | Pinout Information | Added pinout information for LFXP3, LFXP6, LFXP15 and LFXP20. |
| July 2005 | 02.0 | Introduction | Updated XP6, XP15 and XP20 EBR SRAM Bits and Block numbers. |
| | | Architecture | Updated Per Quadrant Primary Clock Selection figure. |
| | | | Added Typical I/O Behavior During Power-up section. |
| | | | Updated Device Configuration section under Configuration and Testing. |
| | | DC and Switching Characteristics | Clarified Hot Socketing Specification |
| | | | Updated Supply Current (Standby) Table |
| | | | Updated Initialization Supply Current Table |
| | | | Added Programming and Erase Flash Supply Current table |
| | | | Added LVDS Emulation section. Updated LVDS25E Output Termination Example figure and LVDS25E DC Conditions table. |
| | | | Updated Differential LVPECL diagram and LVPECL DC Conditions table. |
| | | | Deleted 5V Tolerant Input Buffer section. Updated RSDS figure and RSDS DC Conditions table. |
| | | | Updated sysCONFIG Port Timing Specifications |
| | | | Updated JTAG Port Timing Specifications. Added Flash Download Time table. |
| | | Pinout Information | Updated Signal Descriptions table. |
| | | | Updated Logic Signal Connections Dual Function column. |
| | | Ordering Information | Added lead-free ordering part numbers. |
| July 2005 | 02.1 | DC and Switching Characteristics | Clarification of Flash Programming Junction Temperature |
| August 2005 | 02.2 | Introduction | Added Sleep Mode feature. |
| | | Architecture | Added Sleep Mode section. |
| | | DC and Switching Characteristics | Added Sleep Mode Supply Current Table |
| | | | Added Sleep Mode Timing section |
| | | Pinout Information | Added SLEEPN and TOE signal names, descriptions and footnotes. |
| | | | Added SLEEPN and TOE to pinout information and footnotes. |
| | | | Added footnote 3 to Logic Signal Connections tables for clarification on emulated LVDS output. |
| September 2005 | 03.0 | Architecture | Added clarification of PCI clamp. |
| | | | Added clarification to SLEEPN Pin Characteristics section. |
| | | DC and Switching Characteristics | DC Characteristics, added footnote 4 for clarification. Updated Supply Current (Sleep Mode), Supply Current (Standby), Initialization Supply Current, and Programming and Erase Flash Supply Current typical numbers. |