E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	18MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	26
Program Memory Size	8KB (8K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	28-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc931a1fdh-512

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3. Ordering information

Table 1. Ordering information

-							
Type number	Package						
	Name	Description	Version				
P89LPC9301FDH	TSSOP28	plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1				
P89LPC931A1FDH	TSSOP28	plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1				

3.1 Ordering options

Table 2. Ordering options

Type number	Flash memory	Temperature range	Frequency
P89LPC9301FDH	4 kB	–40 °C to +85 °C	0 MHz to 18 MHz
P89LPC931A1FDH	8 kB	–40 °C to +85 °C	0 MHz to 18 MHz

P89LPC9301_931A1

8-bit microcontroller with accelerated two-clock 80C51 core

Table 3. Pi	n descriptionco	ntinued	
Symbol	Pin	Туре	Description
P2.2/MOSI	13	I/O	P2.2 — Port 2 bit 2.
		I/O	MOSI — SPI master out slave in. When configured as master, this pin is output; when configured as slave, this pin is input.
P2.3/MISO	14	I/O	P2.3 — Port 2 bit 3.
		I/O	MISO — When configured as master, this pin is input, when configured as slave, this pin is output.
P2.4/SS	15	I/O	P2.4 — Port 2 bit 4.
		I	SS — SPI Slave select.
P2.5/SPICLK	16	I/O	P2.5 — Port 2 bit 5.
		I/O	SPICLK — SPI clock. When configured as master, this pin is output; when configured as slave, this pin is input.
P2.6	27	I/O	P2.6 — Port 2 bit 6.
P2.7	28	I/O	P2.7 — Port 2 bit 7.
P3.0 to P3.1		I/O	Port 3: Port 3 is a 2-bit I/O port with a user-configurable output type. During reset Port 3 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 3 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <u>Section</u> <u>7.16.1 "Port configurations"</u> and <u>Table 10 "Static characteristics"</u> for details.
			All pins have Schmitt trigger inputs.
			Port 3 also provides various special functions as described below:
P3.0/XTAL2/	9	I/O	P3.0 — Port 3 bit 0.
CLKOUT		0	XTAL2 — Output from the oscillator amplifier (when a crystal oscillator option is selected via the flash configuration.
		0	CLKOUT — CPU clock divided by 2 when enabled via SFR bit (ENCLK -TRIM.6). It can be used if the CPU clock is the internal RC oscillator, watchdog oscillator or external clock input, except when XTAL1/XTAL2 are used to generate clock source for the RTC/system timer.
P3.1/XTAL1	8	I/O	P3.1 — Port 3 bit 1.
		I	XTAL1 — Input to the oscillator circuit and internal clock generator circuits (when selected via the flash configuration). It can be a port pin if internal RC oscillator or watchdog oscillator is used as the CPU clock source, and if XTAL1/XTAL2 are not used to generate the clock for the RTC/system timer.
V _{SS}	7	I	Ground: 0 V reference.
V _{DD}	21	Ι	Power supply: This is the power supply voltage for normal operation as well as Idle and Power-down modes.

[1] Input/output for P1.0 to P1.4, P1.6, P1.7. Input for P1.5.

Product data sheet

Table 4.Special function registers ...continued* indicates SFRs that are bit addressable. P89LPC9

Name	Description	SFR	Bit function	ns and addre	esses						Reset	value
		addr.	MSB							LSB	Hex	Binary
	Bit	address	BF	BE	BD	BC	BB	BA	B9	B8		
IP0*	Interrupt priority 0	B8H	-	PWDRT	PBO	PS/PSR	PT1	PX1	PT0	PX0	00 <u>[1]</u>	x000 000
IP0H	Interrupt priority 0 high	B7H	-	PWDRTH	PBOH	PSH/ PSRH	PT1H	PX1H	PT0H	PX0H	00 <u>[1]</u>	x000 000
	Bit	address	FF	FE	FD	FC	FB	FA	F9	F8		
IP1*	Interrupt priority 1	F8H	-	PST	-	-	PSPI	PC	PKBI	PI2C	00 <u>[1]</u>	00x0 000
IP1H	Interrupt priority 1 high	F7H	-	PSTH	-	-	PSPIH	PCH	PKBIH	PI2CH	00 <u>[1]</u>	00x0 000
KBCON	Keypad contro register	94H	-	-	-	-	-	-	PATN _SEL	KBIF	00 <u>[1]</u>	xxxx xx00
KBMASK	Keypad interrupt mask register	86H									00	0000 000
KBPATN	Keypad patterr register	93H									FF	1111 1111
	Bita	address	87	86	85	84	83	82	81	80		
P0*	Port 0	80H	T1/KB7	CMP1 /KB6	CMPREF /KB5	CIN1A /KB4	CIN1B /KB3	CIN2A /KB2	CIN2B /KB1	CMP2 /KB0	<u>[1]</u>	
	Bita	address	97	96	95	94	93	92	91	90		
P1*	Port 1	90H	-	-	RST	INT1	INT0/SDA	T0/SCL	RXD	TXD	<u>[1]</u>	
	Bita	address	A7	A6	A5	A4	A3	A2	A1	A0		
P2*	Port 2	A0H	-	-	SPICLK	SS	MISO	MOSI	-	-	[1]	
	Bit	address	B7	B6	B5	B4	B3	B2	B1	B0		
P3*	Port 3	B0H	-	-	-	-	-	-	XTAL1	XTAL2	<u>[1]</u>	
P0M1	Port 0 output mode 1	84H	(P0M1.7)	(P0M1.6)	(P0M1.5)	(P0M1.4)	(P0M1.3)	(P0M1.2)	(P0M1.1)	(P0M1.0)	FF <u>[1]</u>	1111 1111
P0M2	Port 0 output mode 2	85H	(P0M2.7)	(P0M2.6)	(P0M2.5)	(P0M2.4)	(P0M2.3)	(P0M2.2)	(P0M2.1)	(P0M2.0)	00 <u>[1]</u>	000 000
P1M1	Port 1 output mode 1	91H	(P1M1.7)	(P1M1.6)	-	(P1M1.4)	(P1M1.3)	(P1M1.2)	(P1M1.1)	(P1M1.0)	D3[1]	11x1 xx1

NXP Semiconductors

8-bit microcontroller with accelerated two-clock 80C51 core P89LPC9301/931A1

13 of 66

Table 4.Special function registers ...continued* indicates SFRs that are bit addressable. P89LPC9

Product
data
sheet

Jct d	Na	ame	Description	SFR	Bit functions and addresses	Rese	et value
ata	24 64			addr.	MSB LS	B Hex	Binary
shee	W	'DL	Watchdog load	C1H		FF	1111 1111
¥	W	FEED1	Watchdog feed 1	C2H			
	W	/FEED2	Watchdog feed 2	СЗН			
	[1]	All ports a	are in input only (hig	h-impeda	ance) state after power-up.		
	[2]	BRGR1 a	and BRGR0 must or	ily be wri	tten if BRGEN in BRGCON SFR is logic 0. If any are written while BRGEN = 1, the result is unpredictable.		
	[3] ≌	power-on	reset value is x011	s the cau 0000.	ise of the P89LPC9301/931A1 reset except BOIF bit. Upon a power-up reset, all reset source flags are cleare	ed except PO	F and BOF; the
R	formation	After rese Other res	et, the value is 1110 ets will not affect W	01x1, i.e. DTOF.	., PRE2 to PRE0 are all logic 1, WDRUN = 1 and WDCLK = 1. WDTOF bit is logic 1 after watchdog reset and	is logic 0 afte	er power-on reset.
lev.	[5]	On power	r-on reset and watch	ndog rese	et, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization o	f the TRIM re	gister.
— 27 August 2012	is dramper is subject to least discisioner						
16 of 66	D NXD B V 2012 All fights reserved						

P89LPC9301/931A1

P89L	Table 5.	Extended special function	on registe	ers <u>[1]</u>									
PC930	Name	Description	SFR	Bit function	s and addr	esses						Reset value	
1_931A			addr.	MSB							LSB	Hex	Binary
11	BODCFG	BOD configuration register	FFC8H	-	-	-	-	-	-	BOICFG1	BOICFG0	[2]	
	CLKCON	CLOCK Control register	FFDEH	CLKOK	-	-	XTALWD	CLKDBL	FOSC2	FOSC1	FOSC0	[3]	
	RTCDATH	Real-time clock data register high	FFBFH									00	0000 0000
	RTCDATL	Real-time clock data register low	FFBEH									00	0000 0000

[1] Extended SFRs are physically located on-chip but logically located in external data memory address space (XDATA). The MOVX A, @DPTR and MOVX @DPTR, A instructions are used to access these extended SFRs.

The BOICFG1/0 will be copied from UCFG1.5 and UCFG1.3 when power-on reset. [2]

CLKCON register reset value comes from UCFG1 and UCFG2. The reset value of CLKCON.2 to CLKCON.0 come from UCFG1.2 to UCFG1.0 and reset value of CLKDBL bit comes from UCFG2.7.

[3]

Product data sheet

8-bit microcontroller with accelerated two-clock 80C51 core P89LPC9301/931A1

7.2 Enhanced CPU

The P89LPC9301/931A1 uses an enhanced 80C51 CPU which runs at six times the speed of standard 80C51 devices. A machine cycle consists of two CPU clock cycles, and most instructions execute in one or two machine cycles.

7.3 Clocks

7.3.1 Clock definitions

The P89LPC9301/931A1 device has several internal clocks as defined below:

OSCCLK — Input to the DIVM clock divider. OSCCLK is selected from one of four clock sources (see <u>Figure 4</u>) and can also be optionally divided to a slower frequency (see <u>Section 7.11 "CCLK modification: DIVM register"</u>).

Remark: fosc is defined as the OSCCLK frequency.

CCLK — CPU clock; output of the clock divider. There are two CCLK cycles per machine cycle, and most instructions are executed in one to two machine cycles (two or four CCLK cycles).

RCCLK — The internal 7.373 MHz RC oscillator output. The clock doubler option, when enabled, provides an output frequency of 14.746 MHz.

PCLK — Clock for the various peripheral devices and is ^{CCLK}/₂.

7.3.2 CPU clock (OSCCLK)

The P89LPC9301/931A1 provides several user-selectable oscillator options in generating the CPU clock. This allows optimization for a range of needs from high precision to lowest possible cost. These options are configured when the flash is programmed and include an on-chip watchdog oscillator, an on-chip RC oscillator, an oscillator using an external crystal, or an external clock source.

7.4 Crystal oscillator option

The crystal oscillator can be optimized for low, medium, or high frequency crystals covering a range from 20 kHz to 18 MHz. It can be the clock source of OSCCLK and RTC. Low speed oscillator option can be the clock source of WDT.

7.4.1 Low speed oscillator option

This option supports an external crystal in the range of 20 kHz to 100 kHz. Ceramic resonators are also supported in this configuration.

7.4.2 Medium speed oscillator option

This option supports an external crystal in the range of 100 kHz to 4 MHz. Ceramic resonators are also supported in this configuration.

7.4.3 High speed oscillator option

This option supports an external crystal in the range of 4 MHz to 18 MHz. Ceramic resonators are also supported in this configuration.

7.16 I/O ports

The P89LPC9301/931A1 has four I/O ports: Port 0, Port 1, Port 2 and Port 3. Ports 0, 1, and 2 are 8-bit ports, and Port 3 is a 2-bit port. The exact number of I/O pins available depends upon the clock and reset options chosen, as shown in <u>Table 7</u>.

Table 7	Numbor	of I/O	nine	available
Table 7.	number	01 1/0	pins	available

Clock source	Reset option	Number of I/O pins (28-pin package)
On-chip oscillator or watchdog oscillator	No external reset (except during power-up)	26
	External RST pin supported	25
External clock input	No external reset (except during power-up)	25
	External RST pin supported	24
Low/medium/high speed oscillator (external crystal or	No external reset (except during power-up)	24
resonator)	External RST pin supported	23

7.16.1 Port configurations

All but three I/O port pins on the P89LPC9301/931A1 may be configured by software to one of four types on a bit-by-bit basis. These are: quasi-bidirectional (standard 80C51 port outputs), push-pull, open drain, and input-only. Two configuration registers for each port select the output type for each port pin.

- 1. P1.5 (RST) can only be an input and cannot be configured.
- 2. P1.2 (SCL/T0) and P1.3 (SDA/INT0) may only be configured to be either input-only or open-drain.

7.16.1.1 Quasi-bidirectional output configuration

Quasi-bidirectional output type can be used as both an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic HIGH, it is weakly driven, allowing an external device to pull the pin LOW. When the pin is driven LOW, it is driven strongly and able to sink a fairly large current. These features are somewhat similar to an open-drain output except that there are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

The P89LPC9301/931A1 is a 3 V device, but the pins are 5 V-tolerant. In quasi-bidirectional mode, if a user applies 5 V on the pin, there will be a current flowing from the pin to V_{DD} , causing extra power consumption. Therefore, applying 5 V in quasi-bidirectional mode is discouraged.

A quasi-bidirectional port pin has a Schmitt trigger input that also has a glitch suppression circuit.

7.16.1.2 Open-drain output configuration

The open-drain output configuration turns off all pull-ups and only drives the pull-down transistor of the port driver when the port latch contains a logic 0. To be used as a logic output, a port configured in this manner must have an external pull-up, typically a resistor tied to V_{DD} .

An open-drain port pin has a Schmitt trigger input that also has a glitch suppression circuit.

7.16.1.3 Input-only configuration

The input-only port configuration has no output drivers. It is a Schmitt trigger input that also has a glitch suppression circuit.

7.16.1.4 Push-pull output configuration

The push-pull output configuration has the same pull-down structure as both the open-drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port latch contains a logic 1. The push-pull mode may be used when more source current is needed from a port output. A push-pull port pin has a Schmitt triggered input that also has a glitch suppression circuit. The P89LPC9301/931A1 device has high current source on eight pins in push-pull mode. See <u>Table 9 "Limiting values"</u>.

7.16.2 Port 0 analog functions

The P89LPC9301/931A1 incorporates two Analog Comparators. In order to give the best analog function performance and to minimize power consumption, pins that are being used for analog functions must have the digital outputs and digital inputs disabled.

Digital outputs are disabled by putting the port output into the Input-Only (high-impedance) mode.

Digital inputs on Port 0 may be disabled through the use of the PT0AD register, bits 1:5. On any reset, PT0AD[1:5] defaults to logic 0s to enable digital functions.

7.16.3 Additional port features

After power-up, all pins are in Input-Only mode. Please note that this is different from the LPC76x series of devices.

- After power-up, all I/O pins except P1.5, may be configured by software.
- Pin P1.5 is input only. Pins P1.2 and P1.3 are configurable for either input-only or open-drain.

Every output on the P89LPC9301/931A1 has been designed to sink typical LED drive current. However, there is a maximum total output current for all ports which must not be exceeded. Please refer to <u>Table 10 "Static characteristics"</u> for detailed specifications.

All ports pins that can function as an output have slew rate controlled outputs to limit noise generated by quickly switching output signals. The slew rate is factory-set to approximately 10 ns rise and fall times.

7.17 Power monitoring functions

The P89LPC9301/931A1 incorporates power monitoring functions designed to prevent incorrect operation during initial power-up and power loss or reduction during operation. This is accomplished with two hardware functions: Power-on detect and brownout detect.

The boot address will be used if a UART break reset occurs, or the non-volatile boot status bit (BOOTSTAT.0) = 1, or the device is forced into ISP mode during power-on (see *P89LPC9301/931A1 User manual*). Otherwise, instructions will be fetched from address 0000H.

7.20 Timers/counters 0 and 1

The P89LPC9301/931A1 has two general purpose counter/timers which are upward compatible with the standard 80C51 Timer 0 and Timer 1. Both can be configured to operate either as timers or event counters. An option to automatically toggle the T0 and/or T1 pins upon timer overflow has been added.

In the 'Timer' function, the register is incremented every machine cycle.

In the 'Counter' function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled once during every machine cycle.

Timer 0 and Timer 1 have five operating modes (Modes 0, 1, 2, 3 and 6). Modes 0, 1, 2 and 6 are the same for both Timers/Counters. Mode 3 is different.

7.20.1 Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. In this mode, the Timer register is configured as a 13-bit register. Mode 0 operation is the same for Timer 0 and Timer 1.

7.20.2 Mode 1

Mode 1 is the same as Mode 0, except that all 16 bits of the timer register are used.

7.20.3 Mode 2

Mode 2 configures the Timer register as an 8-bit Counter with automatic reload. Mode 2 operation is the same for Timer 0 and Timer 1.

7.20.4 Mode 3

When Timer 1 is in Mode 3 it is stopped. Timer 0 in Mode 3 forms two separate 8-bit counters and is provided for applications that require an extra 8-bit timer. When Timer 1 is in Mode 3 it can still be used by the serial port as a baud rate generator.

7.20.5 Mode 6

In this mode, the corresponding timer can be changed to a PWM with a full period of 256 timer clocks.

7.20.6 Timer overflow toggle output

Timers 0 and 1 can be configured to automatically toggle a port output whenever a timer overflow occurs. The same device pins that are used for the T0 and T1 count inputs are also used for the timer toggle outputs. The port outputs will be a logic 1 prior to the first timer overflow when this mode is turned on.

7.24 SPI

The P89LPC9301/931A1 provides another high-speed serial communication interface: the SPI interface. SPI is a full-duplex, high-speed, synchronous communication bus with two operation modes: Master mode and Slave mode. Up to 3 Mbit/s can be supported in either Master mode or Slave mode. It has a Transfer Completion Flag and Write Collision Flag Protection.



The SPI interface has four pins: SPICLK, MOSI, MISO and \overline{SS} :

- SPICLK, MOSI and MISO are typically tied together between two or more SPI devices. Data flows from master to slave on MOSI (Master Out Slave In) pin and flows from slave to master on MISO (Master In Slave Out) pin. The SPICLK signal is output in the Master mode and is input in the Slave mode. If the SPI system is disabled, i.e., SPEN (SPCTL.6) = 0 (reset value), these pins are configured for port functions.
- SS is the optional slave select pin. In a typical configuration, an SPI master asserts one of its port pins to select one SPI device as the current slave. An SPI slave device uses its SS pin to determine whether it is selected.

Typical connections are shown in Figure 10 through Figure 12.

8-bit microcontroller with accelerated two-clock 80C51 core



7.24.1 Typical SPI configurations



P89LPC9301_931A1

8-bit microcontroller with accelerated two-clock 80C51 core



Fig 14. Watchdog timer in Watchdog mode (WDTE = 1)

7.28 Additional features

7.28.1 Software reset

The SRST bit in AUXR1 gives software the opportunity to reset the processor completely, as if an external reset or watchdog reset had occurred. Care should be taken when writing to AUXR1 to avoid accidental software resets.

7.28.2 Dual data pointers

The dual Data Pointers (DPTR) provides two different Data Pointers to specify the address used with certain instructions. The DPS bit in the AUXR1 register selects one of the two Data Pointers. Bit 2 of AUXR1 is permanently wired as a logic 0 so that the DPS bit may be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1 register, without the possibility of inadvertently altering other bits in the register.

7.29 Flash program memory

7.29.1 General description

The P89LPC9301/931A1 flash memory provides in-circuit electrical erasure and programming. The flash can be erased, read, and written as bytes. The Sector and Page Erase functions can erase any flash sector (1 kB) or page (64 bytes). The Chip Erase operation will erase the entire program memory. ICP using standard commercial programmers is available. In addition, IAP and byte-erase allows code memory to be used for non-volatile data storage. On-chip erase and write timing generation contribute to a user-friendly programming interface. The P89LPC9301/931A1 flash reliably stores memory contents even after 100,000 erase and program cycles. The cell is designed to

Remark: Users who wish to use this loader should take precautions to avoid erasing the 1 kB sector that contains this bootloader. Instead, the page erase function can be used to erase the first eight 64-byte pages located in this sector.

A custom bootloader can be written with the Boot Vector set to the custom bootloader, if desired.

Device	Default boot vector	Default bootloader entry point	Default bootloader code range	1 kB sector range
P89LPC9301	0FH	0F00H	0E00H to 0FFFH	0C00H to 0FFFH
P89LPC931A1	1FH	1F00H	1E00H to 1FFFH	1C00H to 1FFFH

 Table 8.
 Default boot vector values and ISP entry points

7.29.10 Hardware activation of the bootloader

The bootloader can also be executed by forcing the device into ISP mode during a power-on sequence (see the *P89LPC9301/931A1 User manual* for specific information). This has the same effect as having a non-zero status byte. This allows an application to be built that will normally execute user code but can be manually forced into ISP operation. If the factory default setting for the boot vector is changed, it will no longer point to the factory pre-programmed ISP bootloader code. After programming the flash, the status byte should be programmed to zero in order to allow execution of the user's application code beginning at address 0000H.

7.30 User configuration bytes

Some user-configurable features of the P89LPC9301/931A1 must be defined at power-up and therefore cannot be set by the program after start of execution. These features are configured through the use of the flash byte UCFG1 and UCFG2. Please see the *P89LPC9301/931A1 User manual* for additional details.

7.31 User sector security bytes

There are four/eight User Sector Security Bytes on the P89LPC9301/931A1. Each byte corresponds to one sector. Please see the *P89LPC9301/931A1 User manual* for additional details.

P89LPC9301_931A1

8. Limiting values

Table 9. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
T _{amb(bias)}	bias ambient temperature		-55	+125	°C
T _{stg}	storage temperature		-65	+150	°C
I _{OH(I/O)}	HIGH-level output current per input/output pin		-	20	mA
I _{OL(I/O)}	LOW-level output current per input/output pin		-	20	mA
II/Otot(max)	maximum total input/output current		-	100	mA
V _{xtal}	crystal voltage	on XTAL1, XTAL2 pin to $V_{\mbox{SS}}$	-	V _{DD} + 0.5	V
Vn	voltage on any other pin	except XTAL1, XTAL2 to V_{SS}	-0.5	+5.5	V
P _{tot(pack)}	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W
V _{ESD}	electrostatic discharge voltage	human body model; all pins [2]	-3000	+3000	V
		charged device model; all pins	-700	+700	V

[1] The following applies to <u>Table 9</u>:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over ambient temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

[2] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.



8-bit microcontroller with accelerated two-clock 80C51 core





NXP Semiconductors

P89LPC9301/931A1

8-bit microcontroller with accelerated two-clock 80C51 core





8-bit microcontroller with accelerated two-clock 80C51 core





8-bit microcontroller with accelerated two-clock 80C51 core

10. Dynamic characteristics

Table 12. Dynamic characteristics (12 MHz)

 $V_{DD} = 2.4$ V to 3.6 V unless otherwise specified.

 $T_{amb} = -40$ °C to +85 °C for industrial applications, unless otherwise specified. [1][2]

Symbol	Parameter	Conditions	Variable clock		f _{osc} = 12 MHz		Unit
			Min	Мах	Min	Max	
f _{osc(RC)}	internal RC oscillator frequency	nominal f = 7.3728 MHz trimmed to ± 1 % at T_{amb} = 25 °C; clock doubler option = OFF (default)	7.189	7.557	7.189	7.557	MHz
		nominal f = 14.7456 MHz; clock doubler option = ON, V_{DD} = 2.7 V to 3.6 V	14.378	15.114	14.378	15.114	MHz
f _{osc(WD)}	internal watchdog oscillator frequency	T _{amb} = 25 °C	380	420	380	420	kHz
f _{osc}	oscillator frequency		0	12	-	-	MHz
T _{cy(clk)}	clock cycle time	see Figure 32	83	-	-	-	ns
f _{CLKLP}	low-power select clock frequency		0	8	-	-	MHz
Glitch filte	er						
t _{gr}	glitch rejection time	P1.5/RST pin	-	50	-	50	ns
		any pin except P1.5/RST	-	15	-	15	ns
t _{sa}	signal acceptance time	P1.5/RST pin	125	-	125	-	ns
		any pin except P1.5/RST	50	-	50	-	ns
External of	clock						
t _{CHCX}	clock HIGH time	see Figure 32	33	${\sf T}_{{\sf cy}({\sf clk})}-{\sf t}_{{\sf CLCX}}$	33	-	ns
t _{CLCX}	clock LOW time	see Figure 32	33	${\sf T}_{{\sf cy}({\sf clk})}-{\sf t}_{{\sf CHCX}}$	33	-	ns
t _{CLCH}	clock rise time	see Figure 32	-	8	-	8	ns
t _{CHCL}	clock fall time	see Figure 32	-	8	-	8	ns
Shift regis	ster (UART mode 0)						
T _{XLXL}	serial port clock cycle time	see Figure 31	16T _{cy(clk)}	-	1333	-	ns
t _{QVXH}	output data set-up to clock rising edge time	see Figure 31	13T _{cy(clk)}	-	1083	-	ns
t _{XHQX}	output data hold after clock rising edge time	see <u>Figure 31</u>	-	T _{cy(clk)} + 20	-	103	ns
t _{XHDX}	input data hold after clock rising edge time	see Figure 31	-	0	-	0	ns
t _{XHDV}	input data valid to clock rising edge time	see <u>Figure 31</u>	150	-	150	-	ns
SPI interfa	ace						
f _{SPI}	SPI operating frequency						
	slave		0	CCLK/6	0	2.0	MHz
	master		-	CCLK/4	-	3.0	MHz

NXP Semiconductors

P89LPC9301/931A1

8-bit microcontroller with accelerated two-clock 80C51 core





P89LPC9301_931A1

8-bit microcontroller with accelerated two-clock 80C51 core

17. Contents

1	General description	1	7
2	Features and benefits	1	7
2.1	Principal features	1	7
2.2	Additional features	1	7
3	Ordering information	3	7
3.1	Ordering options	3	7
4	Block diagram	4	7
5	Functional diagram	5	7
6	Pinning information	6	7
6.1	Pinning	6	7
6.2	Pin description	7	7
7	Functional description	10	7
7.1	Special function registers	10	7
7.2	Enhanced CPU	18	7
7.3	Clocks	18	' 7
7.3.1	Clock definitions	18	7
7.3.2	CPU clock (OSCCLK)	18	7
7.4	Crystal oscillator option	18	7
7.4.1	Low speed oscillator option	18	7
7.4.2	Medium speed oscillator option	18	
7.4.3	High speed oscillator option	18	7
7.5	Clock output	19	
7.6	On-chip RC oscillator option	19	7
7.7	Watchdog oscillator option	19	7
7.8	External clock input option	19	7
7.9	Clock sources switch on the fly	19	7
7.10	CCLK wake-up delay	20	7
7.11	CCLK modification: DIVM register	20	7
7.12	Low power select	20	7
7.13	Memory organization	21	7
7.14	Data RAM arrangement	21	7
7.15	Interrupts	21	7
7.15.1	External interrupt inputs	22	7
7.16	I/O ports	23	7
7.16.1	Port configurations	23	7
7.16.1.1	Quasi-bidirectional output configuration	23	7
7.16.1.2	Open-drain output configuration	23	7
7.16.1.3	Input-only configuration	24	7
7.16.1.4	Push-pull output configuration	24	7
7.16.2	Port 0 analog functions	24	7
7.16.3	Additional port features	24	7
7.17	Power monitoring functions	24	7
7.17.1	Brownout detection	25	7
7.17.2	Power-on detection	25	7
7.18	Power reduction modes	25	7
7.18.1	Idle mode	25	7
7.18.2	Power-down mode	25	

7.18.3	Total Power-down mode	. 26
7.19	Reset	. 26
7.19.1	Reset vector	. 26
7.20	Timers/counters 0 and 1	. 27
7.20.1	Mode 0	. 27
7.20.2	Mode 1	. 27
7.20.3	Mode 2	. 27
7.20.4	Mode 3	. 27
7.20.5	Mode 6	. 27
7.20.6	Timer overflow toggle output	. 27
7.21	RTC/system timer	. 28
7.22	UART	. 28
7.22.1	Mode 0	. 28
7.22.2	Mode 1	. 28
7.22.3	Mode 2	. 28
7.22.4	Mode 3	. 29
7.22.5	Baud rate generator and selection	. 29
7.22.6	Framing error	. 29
7.22.7	Break detect	. 29
7.22.8	Double buffering	. 29
7.22.9	Transmit interrupts with double buffering	
	enabled (modes 1, 2 and 3)	. 30
7.22.10	The 9 th bit (bit 8) in double buffering	
	(modes 1, 2 and 3)	. 30
7.23	I ² C-bus serial interface	. 30
7.24	SPI	. 32
7.24.1	Typical SPI configurations	. 33
7.25	Analog comparators	. 34
7.25.1	Internal reference voltage	. 35
7.25.2	Comparator interrupt	. 35
7.25.3	Comparators and power reduction modes.	. 35
7.26	KBI	. 36
7.27	Watchdog timer	. 36
7.28	Additional features	. 37
7.28.1	Software reset	. 37
7.28.2	Dual data pointers	. 37
7.29	Flash program memory	. 37
7.29.1	General description	. 37
7.29.2	Features	. 38
7.29.3	Flash organization	. 38
7.29.4	Using flash as data storage	. 38
7.29.5	Flash programming and erasing	. 38
7.29.6	ICP	. 39
7.29.7	IAP	. 39
7.29.8	ISP	. 39
7.29.9	Power-on reset code execution	. 39
7.29.10	Hardware activation of the bootloader	. 40
7.30	User configuration bytes	. 40

continued >>