

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	Н8/300Н
Core Size	16-Bit
Speed	16MHz
Connectivity	I²C, SCI
Peripherals	PWM, WDT
Number of I/O	27
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/hd64n3664fpv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	16.6.1	Permissible Signal Source Impedance	
	16.6.2	Influences on Absolute Accuracy	
Section	on 17	EEPROM	
17.1	Feature	S	
17.2	Input/C	Output Pins	
17.3	Registe	r Description	
	17.3.1	EEPROM Key Register (EKR)	
17.4	Operati	on	
	17.4.1	EEPROM Interface	
	17.4.2	Bus Format and Timing	
	17.4.3	Start Condition	
	17.4.4	Stop Condition	
	17.4.5	Acknowledge	
	17.4.6	Slave Addressing	
	17.4.7	Write Operations	
	17.4.8	Acknowledge Polling	
	17.4.9	Read Operation	
17.5	Usage I	Notes	
	17.5.1	Data Protection at V _{cc} On/Off	
	17.5.2	Write/Erase Endurance	
	17.5.3	Noise Suppression Time	
Sectio	on 18	Power Supply Circuit	
18.1	When U	Jsing Internal Power Supply Step-Down Circuit	
18.2	When M	Not Using Internal Power Supply Step-Down Circuit	
Section	on 19	List of Registers	
19.1	Registe	r Addresses (Address Order)	302
19.2	Registe	r Bits	305
19.3	Registe	r States in Each Operating Mode	
Sectio	on 20	Electrical Characteristics	
20.1	Absolu	te Maximum Ratings	
20.2	Electric	cal Characteristics (F-ZTAT TM Version, F-ZTAT TM Version with EEPRO	OM) 311
	20.2.1	Power Supply Voltage and Operating Ranges	
	20.2.2	DC Characteristics	
	20.2.3	AC Characteristics	
	20.2.4	A/D Converter Characteristics	
	20.2.5	Watchdog Timer Characteristics	



4.3 Usage Notes

When an address break is set to an instruction after a conditional branch instruction, and the instruction set when the condition of the branch instruction is not satisfied is executed (see figure 4.3), note that an address break interrupt request is not generated. Therefore an address break must not be set to the instruction after a conditional branch instruction.

	Register setting] ABRKCR = H'80 3AR = H'0136	[Program] 012A M : 0134 BM *0136 N0 0138 N0 :	IOV.B		
φ Address bus Address bre interrupt req	BNE instruction i prefetch () () () () () () () () () () () () ()	NOP MC instruction instruc prefetch prefe	DV NOP inction instruction etch prefetch PARTING D2A (0138	і Г Х	

Figure 4.3 Operation when Condition is not Satisfied in Branch Instruction



5.4 Usage Notes

5.4.1 Note on Resonators

Resonator characteristics are closely related to board design and should be carefully evaluated by the user, referring to the examples shown in this section. Resonator circuit constants will differ depending on the resonator element, stray capacitance in its interconnecting circuit, and other factors. Suitable constants should be determined in consultation with the resonator element manufacturer. Design the circuit so that the resonator element never receives voltages exceeding its maximum rating.

5.4.2 Notes on Board Design

When using a crystal resonator (ceramic resonator), place the resonator and its load capacitors as close as possible to the OSC_1 and OSC_2 pins. Other signal lines should be routed away from the resonator circuit to prevent induction from interfering with correct oscillation (see figure 5.11).



Figure 5.11 Example of Incorrect Board Design

The FLMCR1, FLMCR2, and EBR1 settings are retained, however program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be reentered by re-setting the P or E bit. However, PV and EV bit setting is enabled, and a transition can be made to verify mode. Error protection can be cleared only by a power-on reset.

7.6 Programmer Mode

In programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as a discrete flash memory. Use a PROM programmer that supports the MCU device type with the on-chip 64-kbyte flash memory (FZTAT64V5).

7.7 Power-Down States for Flash Memory

In user mode, the flash memory will operate in either of the following states:

• Normal operating mode

The flash memory can be read and written to at high speed.

• Power-down operating mode

The power supply circuit of flash memory can be partly halted. As a result, flash memory can be read with low power consumption.

Standby mode

All flash memory circuits are halted.

Table 7.7 shows the correspondence between the operating modes of this LSI and the flash memory. In subactive mode, the flash memory can be set to operate in power-down mode with the PDWND bit in FLPWCR. When the flash memory returns to its normal operating state from power-down mode or standby mode, a period to stabilize operation of the power supply circuits that were stopped is needed. When the flash memory returns to its normal operating state, bits STS2 to STS0 in SYSCR1 must be set to provide a wait time of at least 20 µs, even when the external clock is being used.

• P51/WKP1 Pin

Register	PMR5	PCR5	
Bit Name	WKP1	PCR51	Pin Function
Setting Value	0	0	P51 input pin
		1	P51 output pin
	1	Х	WKP1 input pin

[Legend]

X: Don't care.

P50/WKP0 Pin

Register	PMR5	PCR5	
Bit Name	WKP0	PCR50	Pin Function
Setting Value	0	0	P50 input pin
		1	P50 output pin
	1	Х	WKP0 input pin

[Legend]

X: Don't care.

9.4 Port 7

Port 7 is a general I/O port also functioning as a timer V I/O pin. Each pin of the port 7 is shown in figure 9.4. The register setting of TCSRV in timer V has priority for functions of pin P76/TMOV. The pins, P75/TMCIV and P74/TMRIV, are also functioning as timer V input ports that are connected to the timer V regardless of the register setting of port 7.



Figure 9.4 Port 7 Pin Configuration

Bit	Bit Name	Initial Value	R/W	Description
4	CCLR1	0	R/W	Counter Clear 1 and 0
3	CCLR0	0	R/W	These bits specify the clearing conditions of TCNTV.
				00: Clearing is disabled
				01: Cleared by compare match A
				10: Cleared by compare match B
				 Cleared on the rising edge of the TMRIV pin. The operation of TCNTV after clearing depends on TRGE in TCRV1.
2	CKS2	0	R/W	Clock Select 2 to 0
1	CKS1	0	R/W	These bits select clock signals to input to TCNTV and
0	CKS0	0	R/W	the counting condition in combination with ICKS0 in TCRV1.
				Refer to table 11.2.

Table 11.2 Clock Signals to Input to TCNTV and Counting Conditions

	TCRV0		TCRV1	
Bit 2	Bit 1	Bit 0	Bit 0	
CKS2	CKS1	CKS0	ICKS0	Description
0	0	0		Clock input prohibited
		1	0	Internal clock: counts on $\phi/4$, falling edge
			1	Internal clock: counts on $\phi/8$, falling edge
	1	0	0	Internal clock: counts on $\phi/16$, falling edge
			1	Internal clock: counts on $\phi/32$, falling edge
		1	0	Internal clock: counts on $\phi/64$, falling edge
			1	Internal clock: counts on $\phi/128$, falling edge
1	0	0	_	Clock input prohibited
		1	_	External clock: counts on rising edge
	1	0	_	External clock: counts on falling edge
		1	_	External clock: counts on rising and falling edge



13.2.3 Timer Mode Register WD (TMWD)

TMWD selects the input clock.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 1	_	Reserved
				These bits are always read as 1.
3	CKS3	1	R/W	Clock Select 3 to 0
2	CKS2	1	R/W	Select the clock to be input to TCWD.
1	CKS1	1	R/W	1000: Internal clock: counts on $\phi/64$
0	CKS0	1	R/W	1001: Internal clock: counts on \u00f6/128
				1010: Internal clock: counts on \$\phi/256
				1011: Internal clock: counts on $\phi/512$
				1100: Internal clock: counts on \u00f6/1024
				1101: Internal clock: counts on \u00f6/2048
				1110: Internal clock: counts on \u00e6/4096
				1111: Internal clock: counts on ϕ 8192
				0XXX: Internal oscillator
				For the internal oscillator overflow periods, see section 20, Electrical Characteristics.

[Legend]

X: Don't care.

14.6.2 Multiprocessor Serial Data Reception

Figure 14.17 shows a sample flowchart for multiprocessor serial data reception. If the MPIE bit in SCR3 is set to 1, data is skipped until data with a 1 multiprocessor bit is received. On receiving data with a 1 multiprocessor bit, the receive data is transferred to RDR. An RXI interrupt request is generated at this time. All other SCI3 operations are the same as in asynchronous mode. Figure 14.18 shows an example of SCI3 operation for multiprocessor format reception.







Figure 15.9 Example of Slave Transmit Mode Operation Timing (MLS = 0)



Figure 15.10 I²C Bus Data Format (Serial Format)

15.4.6 Clock Synchronous Serial Format

Serial format is a non-addressing format that has no acknowledge bit. Figure 15.10 shows this format.





Figure 15.15 Sample Flowchart for Slave Receive Mode

17.4 Operation

17.4.1 EEPROM Interface

This LSI has a multi-chip structure with two internal chips of F-ZTAT[™] HD64F3664 and 512byte EEPROM.

The EEPROM interface is the I^2C bus interface. This I^2C bus is open to the outside, so the communication with the external devices connected to the I^2C bus can be made.

17.4.2 Bus Format and Timing

The I²C bus format and the I²C bus timing follow section 15.4.1, I²C Bus Data Format. The bus formats specific for the EEPROM are the following two.

- 1. The EEPROM address is configured of two bytes, the write data is transferred in the order of upper address and lower address from each MSB side.
- 2. The write data is transmitted from the MSB side.

The bus format and bus timing of the EEPROM are shown in figure 17.2.

Start condition Slave add	ress R/W A(CK Upper memory A	CK lower memory address	ACK Data A	CK Data A	Stop conditon
SCL 1/2/3/4	∫ ₅ √ ₆ √ ₇ √ ₈ √	1	¶√1√¶√¶	$\left(\left(1 \right) \right) \left(1 \right$	¶√1√∬∫ ₈ √	
SDA		A15	A7 X XA0			
[Legend] R/W: R/W code (0 is fo ACK: acknowledge	or a write and 1 is fo	or a read),				

Figure 17.2 EEPROM Bus Format and Bus Timing

17.5.3 Noise Suppression Time

This EEPROM has a noise suppression function at SCL and SDA inputs, that cuts noise of width less than 50 ns. Be careful not to allow noise of width more than 50 ns because the noise of with more than 50 ms is recognized as an active pulse.



Section 20 Electrical Characteristics

20.1 Absolute Maximum Ratings

Table 20.1 Absolute Maximum Ratings

Item		Symbol	Value	Unit	Note
Power supply voltage		V _{cc}	–0.3 to +7.0	V	*
Analog power supply	voltage	AV_{cc}	–0.3 to +7.0	V	_
Input voltage	Ports other than Port B and X1	V _{IN}	–0.3 to V _{cc} +0.3	V	_
	Port B	-	–0.3 to AV $_{\rm cc}$ +0.3	V	_
	X1	-	-0.3 to 4.3	V	_
Operating temperatur	e	T _{opr}	-20 to +75	°C	_
Storage temperature		T _{stg}	–55 to +125	°C	

Note: * Permanent damage may result if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.

20.2 Electrical Characteristics (F-ZTATTM Version, F-ZTATTM Version with EEPROM)

20.2.1 Power Supply Voltage and Operating Ranges

Power Supply Voltage and Oscillation Frequency Range





Table 20.4 I²C Bus Interface Timing

 $V_{\rm cc}$ = 3.0 V to 5.5 V, V_{ss} = 0.0 V, $T_{\rm a}$ = –20 to +75°C, unless otherwise specified.

		Test		Values			Reference
Item	Symbol	Condition	Min	Тур	Max	Unit	Figure
SCL input cycle time	t _{sc∟}		12t _{cyc} + 600	_	_	ns	Figure 20.4
SCL input high width	t _{sclh}		3t _{cyc} + 300		_	ns	
SCL input low width	t _{scll}		5t _{cyc} + 300	_	_	ns	-
Input fall time of SCL and SDA	t _{sr}		_	_	300	ns	-
SCL and SDA input spike pulse removal time	t _{sP}		_	_	1t _{cyc}	ns	-
SDA input bus-free time	t _{BUF}		5t _{cyc}	_	_	ns	-
Start condition input hold time	t _{stah}		3t _{cyc}	_	_	ns	-
Retransmission start condition input setup time	t _{stas}		3t _{cyc}	_	_	ns	
Setup time for stop condition input	t _{stos}		3t _{cyc}	_	_	ns	-
Data-input setup time	t _{sdas}		1t _{cyc} +20	_	_	ns	-
Data-input hold time	t _{sdah}		0	_	_	ns	-
Capacitive load of SCL and SDA	C _b		0	_	400	pF	
SCL and SDA output fall time	t _{sf}	V _{cc} = 4.0 V to 5.5 V	_	_	250	ns	-
			_	_	300	-	

Table A.1Instruction Set

1. Data transfer instructions

				A Inst	ddre	essi tion	ng l Ler	Moc ngth	le a 1 (by	nd /tes)								No Stat	. of es ^{*1}
	Mnemonic	Operand Size	XX#	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @aa	I	Operation	1	Con H	ditio N	n Co	v	с	Normal	Advanced
MOV	MOV.B #xx:8, Rd	В	2									#xx:8 → Rd8	—	—	\$	\$	0	—	2	2
	MOV.B Rs, Rd	В		2								$Rs8 \rightarrow Rd8$	—	—	\$	€	0	—	2	2
	MOV.B @ERs, Rd	В			2							@ERs \rightarrow Rd8	—	—	\$	€	0	—	4	1
	MOV.B @(d:16, ERs), Rd	В				4						@(d:16, ERs) → Rd8	-	—	\$	\$	0	-	6	6
	MOV.B @(d:24, ERs), Rd	В				8						@(d:24, ERs) → Rd8	-	—	\$	€	0	-	1	0
	MOV.B @ERs+, Rd	В					2					@ ERs → Rd8 ERs32+1 → ERs32	—	-	\$	\$	0	—	6	6
	MOV.B @aa:8, Rd	В						2				@aa:8 \rightarrow Rd8	—	-	\$	¢	0	—	4	1
	MOV.B @aa:16, Rd	В						4				@aa:16 \rightarrow Rd8	—	—	\$	\$	0	—	6	6
	MOV.B @aa:24, Rd	В						6				@aa:24 \rightarrow Rd8	—	—	\$	\$	0	—	8	3
	MOV.B Rs, @ERd	В			2							$Rs8 \rightarrow @ERd$	—	-	\$	¢	0	—	4	1
	MOV.B Rs, @(d:16, ERd)	В				4						$Rs8 \rightarrow @(d:16, ERd)$	—	—	\$	€	0	—	6	6
	MOV.B Rs, @(d:24, ERd)	В				8						$Rs8 \to @(d:24, ERd)$	—	—	\$	$\hat{\downarrow}$	0	—	1	0
	MOV.B Rs, @-ERd	в					2					$\begin{array}{l} ERd32-1 \rightarrow ERd32 \\ Rs8 \rightarrow @ ERd \end{array}$	_	-	\$	\$	0	—	6	6
	MOV.B Rs, @aa:8	В						2				$Rs8 \rightarrow @aa:8$	—	-	\$	¢	0	—	4	1
	MOV.B Rs, @aa:16	В						4				$Rs8 \rightarrow @aa:16$	—	-	\$	¢	0	—	6	6
	MOV.B Rs, @aa:24	В						6				$Rs8 \rightarrow @aa:24$	-	-	\$	€	0	—	8	3
	MOV.W #xx:16, Rd	W	4									#xx:16 → Rd16	—	-	\$	€	0	—	4	1
	MOV.W Rs, Rd	W		2								$\text{Rs16} \rightarrow \text{Rd16}$	—	—	\$	\uparrow	0	—	2	2
	MOV.W @ERs, Rd	W			2							$@ERs \to Rd16$	-	-	\$	€	0	—	4	1
	MOV.W @(d:16, ERs), Rd	W				4						@(d:16, ERs) → Rd16	—	-	\$	€	0	—	6	6
	MOV.W @(d:24, ERs), Rd	W				8						$@(\texttt{d:24, ERs}) \rightarrow \texttt{Rd16}$	—	—	\$	\uparrow	0	—	1	0
	MOV.W @ERs+, Rd	w					2					$\begin{array}{l} @ ERs \to Rd16 \\ \\ ERs32+2 \to @ ERd32 \end{array}$	-	-	\$	\$	0	-	6	6
	MOV.W @aa:16, Rd	W						4				@aa:16 \rightarrow Rd16	—	—	\$	€	0	—	6	6
	MOV.W @aa:24, Rd	W						6				@aa:24 \rightarrow Rd16	—	—	\$	€	0	—	8	3
	MOV.W Rs, @ERd	W			2							$Rs16 \rightarrow @ERd$	—	—	\$	€	0	-	4	1
	MOV.W Rs, @(d:16, ERd)	W				4						$Rs16 \rightarrow @(d:16, ERd)$	—	—	\$	¢	0	-	6	6
	MOV.W Rs, @(d:24, ERd)	W				8						Rs16 \rightarrow @(d:24, ERd)	_	_	\$	\$	0	—	1	0





		Instruction Fetch	Branch Addr. Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	к	L	м	N
BIOR	BIOR #xx:8, Rd	1					
	BIOR #xx:8, @ERd	2			1		
	BIOR #xx:8, @aa:8	2			1		
BIST	BIST #xx:3, Rd	1					
	BIST #xx:3, @ERd	2			2		
	BIST #xx:3, @aa:8	2			2		
BIXOR	BIXOR #xx:3, Rd	1					
	BIXOR #xx:3, @ERd	2			1		
	BIXOR #xx:3, @aa:8	2			1		
BLD	BLD #xx:3, Rd	1					
	BLD #xx:3, @ERd	2			1		
	BLD #xx:3, @aa:8	2			1		
BNOT	BNOT #xx:3, Rd	1					
	BNOT #xx:3, @ERd	2			2		
	BNOT #xx:3, @aa:8	2			2		
	BNOT Rn, Rd	1					
	BNOT Rn, @ERd	2			2		
	BNOT Rn, @aa:8	2			2		
BOR	BOR #xx:3, Rd	1					
	BOR #xx:3, @ERd	2			1		
	BOR #xx:3, @aa:8	2			1		
BSET	BSET #xx:3, Rd	1					
	BSET #xx:3, @ERd	2			2		
	BSET #xx:3, @aa:8	2			2		
	BSET Rn, Rd	1					
	BSET Rn, @ERd	2			2		
	BSET Rn, @aa:8	2			2		
BSR	BSR d:8	2		1			
	BSR d:16	2		1			2
BST	BST #xx:3, Rd	1					
	BST #xx:3, @ERd	2			2		
	BST #xx:3, @aa:8	2			2		



Rev. 6.00 Mar. 24, 2006 Page 369 of 412 REJ09B0142-0600





Figure B.15 Port 8 Block Diagram (P84 to P81)



Appendix D Package Dimensions

The package dimensions that are shows in the Renesas Semiconductor Packages Data Book have priority.



Figure D.1 FP-64E Package Dimensions



H8/3664 Group Hardware Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0142-0600