



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 25MHz |
| Connectivity | SMBus (2-Wire/I²C), SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT |
| Number of I/O | 16 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | • |
| RAM Size | 768 x 8 |
| Voltage - Supply (Vcc/Vdd) | 0.9V ~ 3.6V |
| Data Converters | A/D 15x10/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 24-WFQFN Exposed Pad |
| Supplier Device Package | 24-QFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/c8051f912-gm |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Figure 25.2 T0 Mode 2 Block Diagram | 74 |
|--|-----|
| Figure 25.3 T0 Mode 3 Block Diagram | 275 |
| Figure 25.4. Timer 2 16-Bit Mode Block Diagram | 280 |
| Figure 25.5. Timer 2 8-Bit Mode Block Diagram | 281 |
| Figure 25.6. Timer 2 Capture Mode Block Diagram | 282 |
| Figure 25.7. Timer 3 16-Bit Mode Block Diagram | 286 |
| Figure 25.8. Timer 3 8-Bit Mode Block Diagram. | 287 |
| Figure 25.9. Timer 3 Capture Mode Block Diagram | 288 |
| Figure 26.1. PCA Block Diagram | 292 |
| Figure 26.2. PCA Counter/Timer Block Diagram | 294 |
| Figure 26.3. PCA Interrupt Block Diagram | 295 |
| Figure 26.4. PCA Capture Mode Diagram | 297 |
| Figure 26.5. PCA Software Timer Mode Diagram | 298 |
| Figure 26.6. PCA High-Speed Output Mode Diagram | 299 |
| Figure 26.7. PCA Frequency Output Mode | 300 |
| Figure 26.8. PCA 8-Bit PWM Mode Diagram | 301 |
| Figure 26.9. PCA 9, 10 and 11-Bit PWM Mode Diagram | 302 |
| Figure 26.10. PCA 16-Bit PWM Mode | 303 |
| Figure 26.11. PCA Module 5 with Watchdog Timer Enabled | 304 |
| Figure 27.1. Typical C2 Pin Sharing | 315 |



Table 4.4. Reset Electrical Characteristics

 V_{DD} = 1.8 to 3.6 V, –40 to +85 °C unless otherwise specified.

| Parameter | Conditions | Min | Тур | Max | Units | |
|--|---|---------------------|---------|---------------------|-------|--|
| RST Output Low Voltage | I _{OL} = 1.4 mA, | — | _ | 0.6 | V | |
| RST Input High Voltage | $V_{DD} = 2.0 \text{ to } 3.6 \text{ V}$ | $V_{DD} - 0.6$ | _ | _ | V | |
| | V_{DD} = 0.9 to 2.0 V | $0.7 \times V_{DD}$ | _ | — | V | |
| RST Input Low Voltage | V _{DD} = 2.0 to 3.6 V | — | _ | 0.6 | V | |
| | V_{DD} = 0.9 to 2.0 V | — | — | $0.3 \times V_{DD}$ | V | |
| RST Input Pullup Current | RST = 0.0 V, VDD = 1.8 V RST = 0.0 V, VDD = 3.6 V | _ | 4 20 | — 35 | μA | |
| | Early Warning | 1.8 | 1.85 | 1.9 | V | |
| VDD/DC+ Monitor Threshold (V _{RST}) | Reset Trigger (all power modes except Sleep) | 1.7 | 1.75 | 1.8 | | |
| VBAT Ramp Time for Power On | VBAT Ramp from 0–0.9 V | _ | | 3 | ms | |
| | Initial Power-On (VBAT Rising) | — | 0.75 | _ | | |
| VBAT Monitor Threshold | Early Warning | 0.9 | 1.0 | 1.1 | V | |
| (V _{POR}) | Brownout Condition (VBAT Falling) | 0.7 | 0.8 | 0.9 | | |
| | Recovery from Brownout (VBAT Rising) | — | 0.95 | — | | |
| Missing Clock Detector Timeout | Time from last system clock rising edge to reset initiation | 100 | 525 | 1000 | μs | |
| Minimum System Clock w/ Missing Clock Detector Enabled | System clock frequency which triggers a missing clock detector timeout | _ | 2 | 10 | kHz | |
| Reset Time Delay | Delay between release of any reset source and code execution at location 0x0000 | _ | 10 | | μs | |
| Minimum \overline{RST} Low Time to Generate a System Reset | | 15 | | _ | μs | |
| V _{DD} Monitor Turn-on Time | | — | 300 | _ | ns | |
| V _{DD} Monitor Supply Current | | _ | 10 | _ | μA | |
| *Note: Blue indicates a featur | e only available on 'F912 and 'F902 devices. | | | | | |



5.2.3. Burst Mode

Burst Mode is a power saving feature that allows ADC0 to remain in a low power state between conversions. When Burst Mode is enabled, ADC0 wakes from a low power state, accumulates 1, 4, 8, 16, 32, or 64 using an internal Burst Mode clock (approximately 20 MHz), then re-enters a low power state. Since the Burst Mode clock is independent of the system clock, ADC0 can perform multiple conversions then enter a low power state within a single system clock cycle, even if the system clock is slow (e.g. 32.768 kHz), or suspended.

Burst Mode is enabled by setting BURSTEN to logic 1. When in Burst Mode, AD0EN controls the ADC0 idle power state (i.e. the state ADC0 enters when not tracking or performing conversions). If AD0EN is set to logic 0, ADC0 is powered down after each burst. If AD0EN is set to logic 1, ADC0 remains enabled after each burst. On each convert start signal, ADC0 is awakened from its Idle Power State. If AD0C0 is powered down, it will automatically power up and wait the programmable Power-Up Time controlled by the AD0PWR bits. Otherwise, ADC0 will start tracking and converting immediately. Figure 5.3 shows an example of Burst Mode Operation with a slow system clock and a repeat count of 4.

When Burst Mode is enabled, a single convert start will initiate a number of conversions equal to the repeat count. When Burst Mode is disabled, a convert start is required to initiate each conversion. In both modes, the ADC0 End of Conversion Interrupt Flag (AD0INT) will be set after "repeat count" conversions have been accumulated. Similarly, the Window Comparator will not compare the result to the greater-than and less-than registers until "repeat count" conversions have been accumulated.

In Burst Mode, tracking is determined by the settings in AD0PWR and AD0TK. The default settings for these registers will work in most applications without modification; however, settling time requirements may need adjustment in some applications. Refer to "5.2.4. Settling Time Requirements" on page 66 for more details.

Notes:

- Setting AD0TM to 1 will insert an additional 3 SAR clocks of tracking before each conversion, regardless of the settings of AD0PWR and AD0TK.
- When using Burst Mode, care must be taken to issue a convert start signal no faster than once every four SYSCLK periods. This includes external convert start signals.



T = Tracking set by AD0TK T3 = Tracking set by AD0TM (3 SAR clocks) C = Converting





SFR Definition 5.3. ADC0AC: ADC0 Accumulator Configuration

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---------|-------|-----|---------|---|--------|-----|---|
| Name | AD012BE | AD0AE | | AD0SJST | | ADORPT | | |
| Туре | R/W | W | R/W | | | | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Page = 0x0; SFR Address = 0xBA

| Bit | Name | Function |
|-----|--------------|---|
| 7 | AD012BE | ADC0 12-Bit Mode Enable. Enables 12-bit Mode. Only available on 'F912 and 'F902 devices. 0: 12-bit Mode Disabled. 1: 12-bit Mode Enabled. |
| 6 | AD0AE | ADC0 Accumulate Enable. Enables multiple conversions to be accumulated when burst mode is disabled. 0: ADC0H:ADC0L contain the result of the latest conversion when Burst Mode is disabled. 1: ADC0H:ADC0L contain the accumulated conversion results when Burst Mode is disabled. Software must write 0x0000 to ADC0H:ADC0L to clear the accumulated result. This bit is write-only. Always reads 0b. |
| 5:3 | AD0SJST[2:0] | ADC0 Accumulator Shift and Justify. Specifies the format of data read from ADC0H:ADC0L. 000: Right justified. No shifting applied. 001: Right justified. Shifted right by 1 bit. 010: Right justified. Shifted right by 2 bits. 011: Right justified. Shifted right by 3 bits. 100: Left justified. No shifting applied. All remaining bit combinations are reserved. |
| 2:0 | AD0RPT[2:0] | ADC0 Repeat Count. Selects the number of conversions to perform and accumulate in Burst Mode. This bit field must be set to 000 if Burst Mode is disabled. 000: Perform and Accumulate 1 conversion. 001: Perform and Accumulate 4 conversions. 010: Perform and Accumulate 8 conversions. 011: Perform and Accumulate 16 conversions. 100: Perform and Accumulate 32 conversions. 101: Perform and Accumulate 64 conversions. All remaining bit combinations are reserved. |



5.7. ADC0 Analog Multiplexer

ADC0 on C8051F91x-C8051F90x has an analog multiplexer, referred to as AMUX0.

AMUX0 selects the positive inputs to the single-ended ADC0. Any of the following may be selected as the positive input: Port I/O pins, the on-chip temperature sensor, the VBAT Power Supply, Regulated Digital Supply Voltage (Output of VREG0), VDD/DC+ Supply, or the positive input may be connected to GND. The ADC0 input channels are selected in the ADC0MX register described in SFR Definition 5.12.





Important Note About ADC0 Input Configuration: Port pins selected as ADC0 inputs should be configured as analog inputs, and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, set to 0 the corresponding bit in register PnMDIN and disable the digital driver (PnMDOUT = 0 and Port Latch = 1). To force the Crossbar to skip a Port pin, set to 1 the corresponding bit in register PnSKIP. See Section "21. Port Input/Output" on page 205 for more Port I/O configuration details.



7.5. Comparator Register Descriptions

The SFRs used to enable and configure the comparators are described in the following register descriptions. A Comparator must be enabled by setting the CPnEN bit to logic 1 before it can be used. From an enabled state, a comparator can be disabled and placed in a low power state by clearing the CPnEN bit to logic 0.

Important Note About Comparator Settings: False rising and falling edges can be detected by the Comparator while powering on or if changes are made to the hysteresis or response time control bits. Therefore, it is recommended that the rising-edge and falling-edge flags be explicitly cleared to logic 0 a short time after the comparator is enabled or its mode bits have been changed. The Comparator Power Up Time is specified in Section "Table 4.14. Comparator Electrical Characteristics" on page 58.

SFR Definition 7.1. CPT0CN: Comparator 0 Control

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|--------|--------|--------|------|-------------|----|---------|
| Name | CP0EN | CP0OUT | CP0RIF | CP0FIF | CP0H | CP0HYP[1:0] | | /N[1:0] |
| Туре | R/W | R | R/W | R/W | R/W | | R/ | W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Page= 0x0; SFR Address = 0x9B

| Bit | Name | Function |
|-----|-------------|---|
| 7 | CP0EN | Comparator0 Enable Bit. |
| | | 1: Comparator0 Disabled. |
| 6 | CP0OUT | Comparator0 Output State Flag. |
| | | 0: Voltage on CP0+ < CP0 |
| | | 1: Voltage on CP0+ > CP0 |
| 5 | CP0RIF | Comparator0 Rising-Edge Flag. Must be cleared by software. |
| | | 0: No Comparator0 Rising Edge has occurred since this flag was last cleared. |
| | | 1: Comparator0 Rising Edge has occurred. |
| 4 | CP0FIF | Comparator0 Falling-Edge Flag. Must be cleared by software. |
| | | 0: No Comparator0 Falling-Edge has occurred since this flag was last cleared.1: Comparator0 Falling-Edge has occurred. |
| 3-2 | CP0HYP[1:0] | Comparator0 Positive Hysteresis Control Bits. |
| | | 00: Positive Hysteresis Disabled. |
| | | 01: Positive Hysteresis = Hysteresis 1. |
| | | 10: Positive Hysteresis = Hysteresis 2. |
| | | TT. Positive Hysteresis = Hysteresis 5 (Maximum). |
| 1:0 | CP0HYN[1:0] | Comparator0 Negative Hysteresis Control Bits. |
| | | 00: Negative Hysteresis Disabled. |
| | | 10. Negative Hysteresis = Π ysteresis 1. 10. Negative Hysteresis = Hysteresis 2 |
| | | 11: Negative Hysteresis = Hysteresis 3 (Maximum). |
| | | |



8.4. CIP-51 Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic I. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the data sheet associated with their corresponding system function.

SFR Definition 8.1. DPL: Data Pointer Low Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--|----------|---|---|----|----------|---|---|---|--|
| Name | DPL[7:0] | | | | | | | | |
| Туре | | | | R/ | W | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| SFR Page = All Pages; SFR Address = 0x82 | | | | | | | | | |
| Bit | Name | | | | Function | | | | |

| BIt | Name | Function |
|-----|----------|---|
| 7:0 | DPL[7:0] | Data Pointer Low. |
| | | The DPL register is the low byte of the 16-bit DPTR. DPTR is used to access indi- rectly addressed Flash memory or XRAM. |

SFR Definition 8.2. DPH: Data Pointer High Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|---|---|---|---|---|---|---|
| Name | DPH[7:0] | | | | | | | |
| Туре | R/W | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Page = All Pages; SFR Address = 0x83

| Bit | Name | Function |
|-----|----------|--|
| 7:0 | DPH[7:0] | Data Pointer High. |
| | | The DPH register is the high byte of the 16-bit DPTR. DPTR is used to access indi- rectly addressed Flash memory or XRAM. |



9. Memory Organization

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. The memory organization of the C8051F91x-C8051F90x device family is shown in Figure 9.1



Note: Code compatible devices with up to 64 kB Flash and 4 kB RAM are available as the C8051F93x-92x family.

Figure 9.1. C8051F91x-C8051F90x Memory Map



Table 11.3. Special Function Registers (Continued)

SFRs are listed in alphabetical order. All undefined SFR locations are reserved. SFRs highlighted in **blue** are only available on 'F912 and 'F902 devices.

| Register | Address | SFR Page | ge Description | |
|----------|---------|----------|--------------------------------------|-----|
| CPT1MD | 0x9C | 0x0 | Comparator1 Mode Selection | 94 |
| CPT1MX | 0x9E | 0x0 | Comparator1 Mux Selection | 97 |
| CRC0AUTO | 0x96 | 0xF | CRC0 Automatic Control | 157 |
| CRC0CN | 0x92 | 0xF | CRC0 Control | 155 |
| CRC0CNT | 0x97 | 0xF | CRC0 Automatic Flash Sector Count | 158 |
| CRC0DAT | 0x91 | 0xF | CRC0 Data | 156 |
| CRC0FLIP | 0x95 | 0xF | CRC0 Flip | 159 |
| CRC0IN | 0x93 | 0xF | CRC0 Input | 156 |
| DC0CF | 0x96 | 0x0 | DC0 (DC-DC Converter) Configuration | 168 |
| DC0CN | 0x97 | 0x0 | DC0 (DC-DC Converter) Control | 167 |
| DC0MD | 0x94 | 0xF | DC0 (DC-DC Converter) Mode | 169 |
| DPH | 0x83 | All | Data Pointer High | 104 |
| DPL | 0x82 | All | Data Pointer Low | 104 |
| EIE1 | 0xE6 | All | Extended Interrupt Enable 1 | 126 |
| EIE2 | 0xE7 | All | Extended Interrupt Enable 2 | 128 |
| EIP1 | 0xF6 | 0x0 | Extended Interrupt Priority 1 | 127 |
| EIP2 | 0xF7 | 0x0 | Extended Interrupt Priority 2 | 129 |
| EMIOCN | 0xAA | 0x0 | EMIF Control | 112 |
| FLKEY | 0xB7 | 0x0 | Flash Lock And Key | 141 |
| FLSCL | 0xB6 | 0x0 | Flash Scale | 141 |
| IE | 0xA8 | All | Interrupt Enable | 124 |
| IP | 0xB8 | 0x0 | Interrupt Priority | 125 |
| IREF0CN | 0xB9 | 0x0 | Current Reference IREF Control | 86 |
| IREF0CF | 0xB9 | 0xF | Current Reference IREF Configuration | 87 |
| IT01CF | 0xE4 | 0x0 | INT0/INT1 Configuration | 131 |
| OSCICL | 0xB3 | 0x0 | Internal Oscillator Calibration | 186 |
| OSCICN | 0xB2 | 0x0 | Internal Oscillator Control | 186 |
| OSCXCN | 0xB1 | 0x0 | External Oscillator Control | 187 |
| P0 | 0x80 | All | Port 0 Latch | 218 |
| P0DRV | 0xA4 | 0xF | Port 0 Drive Strength | 220 |
| POMASK | 0xC7 | 0x0 | Port 0 Mask | 215 |
| POMAT | 0xD7 | 0x0 | Port 0 Match | 215 |
| POMDIN | 0xF1 | 0x0 | Port 0 Input Mode Configuration | 219 |



12.6. External Interrupts INT0 and INT1

The INTO and INT1 external interrupt sources are configurable as active high or low, edge or level sensitive. The INOPL (INT0 Polarity) and IN1PL (INT1 Polarity) bits in the IT01CF register select active high or active low; the IT0 and IT1 bits in TCON (Section "25.1. Timer 0 and Timer 1" on page 272) select level or edge sensitive. The table below lists the possible configurations.

| IT0 | IN0PL | INT0 Interrupt |
|-----|-------|------------------------------|
| 1 | 0 | Active low, edge sensitive |
| 1 | 1 | Active high, edge sensitive |
| 0 | 0 | Active low, level sensitive |
| 0 | 1 | Active high, level sensitive |

| IT1 | IN1PL | INT1 Interrupt | | | | |
|-----|-------|------------------------------|--|--|--|--|
| 1 | 0 | Active low, edge sensitive | | | | |
| 1 | 1 | Active high, edge sensitive | | | | |
| 0 | 0 | Active low, level sensitive | | | | |
| 0 | 1 | Active high, level sensitive | | | | |

INT0 and INT1 are assigned to Port pins as defined in the IT01CF register (see SFR Definition 12.7). Note that INT0 and INT0 Port pin assignments are independent of any Crossbar assignments. INT0 and INT1 will monitor their assigned Port pins without disturbing the peripheral that was assigned the Port pin via the Crossbar. To assign a Port pin only to INT0 and/or INT1, configure the Crossbar to skip the selected pin(s). This is accomplished by setting the associated bit in register XBR0 (see Section "21.3. Priority Crossbar Decoder" on page 209 for complete details on configuring the Crossbar).

IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flags for the INT0 and INT1 external interrupts, respectively. If an INT0 or INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (IN0PL or IN1PL); the flag remains logic 0 while the input is inactive. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.



15.2. Preparing for a CRC Calculation

To prepare CRC0 for a CRC calculation, software should select the desired polynomial and set the initial value of the result. Two polynomials are available: 0x1021 (16-bit) and 0x04C11DB7 (32-bit). The CRC0 result may be initialized to one of two values: 0x00000000 or 0xFFFFFFFF. The following steps can be used to initialize CRC0.

- 1. Select a polynomial (Set CRC0SEL to 0 for 32-bit or 1 for 16-bit).
- 2. Select the initial result value (Set CRC0VAL to 0 for 0x0000000 or 1 for 0xFFFFFFF).
- 3. Set the result to its initial value (Write 1 to CRC0INIT).

15.3. Performing a CRC Calculation

Once CRC0 is initialized, the input data stream is sequentially written to CRC0IN, one byte at a time. The CRC0 result is automatically updated after each byte is written. The CRC engine may also be configured to automatically perform a CRC on one or more Flash sectors. The following steps can be used to automatically perform a CRC on Flash memory.

- 1. Prepare CRC0 for a CRC calculation as shown above.
- 2. Write the index of the starting page to CRC0AUTO.
- 3. Set the AUTOEN bit in CRC0AUTO.
- 4. Write the number of Flash sectors to perform in the CRC calculation to CRC0CNT. Note: Each Flash sector is 512 bytes on 'F91x and 'F90x devices.
- 5. Write any value to CRC0CN (or OR its contents with 0x00) to initiate the CRC calculation. The CPU will not execute code any additional code until the CRC operation completes. See the note in SFR Definition 15.1. CRC0CN: CRC0 Control for more information on how to properly initiate a CRC calculation.
- 6. Clear the AUTOEN bit in CRC0AUTO.
- 7. Read the CRC result using the procedure below.

15.4. Accessing the CRC0 Result

The internal CRC0 result is 32-bits (CRC0SEL = 0b) or 16-bits (CRC0SEL = 1b). The CRC0PNT bits select the byte that is targeted by read and write operations on CRC0DAT and increment after each read or write. The calculation result will remain in the internal CR0 result register until it is set, overwritten, or additional data is written to CRC0IN.



C8051F91x-C8051F90x

SFR Definition 21.13. P1: Port1

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------|---|---|---------|---|---|---|---|---|--|--|
| Name | | | P1[6:0] | | | | | | | |
| Туре | | | R/W | | | | | | | |
| Reset | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |

SFR Page = All Pages; SFR Address = 0x90; Bit-Addressable

| Bit | Name | Description | Write | Read |
|-----|---------|---|---|---|
| 7 | Unused | Unused. Read =0b; Write = Don't Care | e. | |
| 6:0 | P1[6:0] | Port 1 Data. Sets the Port latch logic value or reads the Port pin logic state in Port cells con- figured for digital I/O. | 0: Set output latch to logic LOW. 1: Set output latch to logic HIGH. | 0: P1.n Port pin is logic LOW. 1: P1.n Port pin is logic HIGH. |

SFR Definition 21.14. P1SKIP: Port1 Skip

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------|---|---|-------------|---|---|---|---|---|--|--|
| Name | | | P1SKIP[6:0] | | | | | | | |
| Туре | | | R/W | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |

SFR Page = 0x0; SFR Address = 0xD5

| Bit | Name | Function |
|-----|-------------|--|
| 7 | Unused | Unused. |
| | | Read =0b; Write = Don't Care. |
| 6:0 | P1SKIP[6:0] | Port 1 Crossbar Skip Enable Bits. |
| | | These bits select Port 1 pins to be skipped by the Crossbar Decoder. Port pins used for analog, special functions or GPIO should be skipped by the Crossbar. 0: Corresponding P1.n pin is not skipped by the Crossbar. 1: Corresponding P1.n pin is skipped by the Crossbar. |



SFR Definition 21.17. P1DRV: Port1 Drive Strength

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------|---|---|------------|---|---|---|---|---|--|--|
| Name | | | P1DRV[6:0] | | | | | | | |
| Туре | | | R/W | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |

SFR Page = 0xF; SFR Address = 0xA5

| Bit | Name | Function |
|-----|------------|--|
| 7 | Unused | Unused. |
| | | Read =0b; Write = Don't Care. |
| 6:0 | P1DRV[6:0] | Drive Strength Configuration Bits for P1.6–P1.0 (respectively). |
| | | Configures digital I/O Port cells to high or low output drive strength. 0: Corresponding P1.n Output has low output drive strength. 1: Corresponding P1.n Output has high output drive strength. |

SFR Definition 21.18. P2: Port2

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-----|---|---|---|---|---|---|---|
| Name | P2 | | | | | | | |
| Туре | R/W | | | | | | | |
| Reset | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Page = All Pages; SFR Address = 0xA0; Bit-Addressable

| Bit | Name | Description | Read | Write |
|-----|--------|---|---|---|
| 7 | P2 | Port 2 Data. Sets the Port latch logic value or reads the Port pin logic state in Port cells con- figured for digital I/O. | 0: Set output latch to logic LOW. 1: Set output latch to logic HIGH. | 0: P2.7 Port pin is logic LOW. 1: P2.7 Port pin is logic HIGH. |
| 6:0 | Unused | Unused. Read = 0000000b; Write = D | on't Care. | |



22.4.1. SMBus Configuration Register

The SMBus Configuration register (SMB0CF) is used to enable the SMBus Master and/or Slave modes, select the SMBus clock source, and select the SMBus timing and timeout options. When the ENSMB bit is set, the SMBus is enabled for all master and slave events. Slave events may be disabled by setting the INH bit. With slave events inhibited, the SMBus interface will still monitor the SCL and SDA pins; however, the interface will NACK all received addresses and will not generate any slave interrupts. When the INH bit is set, all slave events will be inhibited following the next START (interrupts will continue for the duration of the current transfer).

| SMBCS1 | SMBCS0 | SMBus Clock Source |
|--------|--------|----------------------------|
| 0 | 0 | Timer 0 Overflow |
| 0 | 1 | Timer 1 Overflow |
| 1 | 0 | Timer 2 High Byte Overflow |
| 1 | 1 | Timer 2 Low Byte Overflow |

Table 22.1. SMBus Clock Source Selection

The SMBCS1–0 bits select the SMBus clock source, which is used only when operating as a master or when the Free Timeout detection is enabled. When operating as a master, overflows from the selected source determine the absolute minimum SCL low and high times as defined in Equation 22.1. Note that the selected clock source may be shared by other peripherals so long as the timer is left running at all times. For example, Timer 1 overflows may generate the SMBus and UART baud rates simultaneously. Timer configuration is covered in Section "25. Timers" on page 270.

$$T_{HighMin} = T_{LowMin} = \frac{1}{f_{ClockSourceOverflow}}$$

Equation 22.1. Minimum SCL High and Low Times

The selected clock source should be configured to establish the minimum SCL High and Low times as per Equation 22.1. When the interface is operating as a master (and SCL is not driven or extended by any other devices on the bus), the typical SMBus bit rate is approximated by Equation 22.2.

$$BitRate = \frac{f_{ClockSourceOverflow}}{3}$$

Equation 22.2. Typical SMBus Bit Rate

Figure 22.4 shows the typical SCL generation described by Equation 22.2. Notice that T_{HIGH} is typically twice as large as T_{LOW} . The actual SCL output may vary due to other devices on the bus (SCL may be extended low by slower slave devices, or driven low by contending master devices). The bit rate when operating as a master will never exceed the limits defined by equation Equation 22.1.







23.1. Enhanced Baud Rate Generation

The UART0 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 23.2), which is not useraccessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.



Figure 23.2. UART0 Baud Rate Logic

Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "25.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload" on page 274). The Timer 1 reload value should be set so that overflows will occur at two times the desired UART baud rate frequency. Note that Timer 1 may be clocked by one of six sources: SYSCLK, SYSCLK / 4, SYSCLK / 12, SYSCLK / 48, the external oscillator clock / 8, or an external input T1. For any given Timer 1 clock source, the UART0 baud rate is determined by Equation 23.1-A and Equation 23.1-B.

A) UartBaudRate =
$$\frac{1}{2} \times T1_Overflow_Rate$$

B) T1_Overflow_Rate = $\frac{T1_{CLK}}{256 - TH1}$

Equation 23.1. UART0 Baud Rate

Where $T1_{CLK}$ is the frequency of the clock supplied to Timer 1, and T1H is the high byte of Timer 1 (reload value). Timer 1 clock frequency is selected as described in Section "25.1. Timer 0 and Timer 1" on page 272. A quick reference for typical baud rates and system clock frequencies is given in Table 23.1 through Table 23.2. Note that the internal oscillator may still generate the system clock when the external oscillator is driving Timer 1.



24.2. SPI Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPIn is placed in master mode by setting the Master Enable flag (MSTENn, SPInCN.6). Writing a byte of data to the SPIn data register (SPInDAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPIn master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIFn (SPInCN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPIn master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPInDAT.

When configured as a master, SPIn can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSSnMD1 (SPInCN.3) = 0 and NSSnMD0 (SPInCN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPIn when another master is accessing the bus. When NSS is pulled low in this mode, MSTENn (SPInCN.6) and SPIENn (SPInCN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODFn, SPInCN.5 = 1). Mode Fault will generate an interrupt if enabled. SPIn must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 24.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSnMD1 (SPInCN.3) = 0 and NSSnMD0 (SPInCN.2) = 0. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 24.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSnMD1 (SPInCN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSnMD0 (SPInCN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 24.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.



SFR Definition 25.1. CKCON: Clock Control

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------|------------|--|---|---|--|-----------------------------------|-----------------------------|------|--|-----|--|
| Nam | e T3MH | I T3ML | T2MH | T2ML | T1M | том | SCA[1:0] | | | | |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | R/W | |
| Rese | t 0 | 0 | 0 | 0 | 0 | 0 | 0 0 | | | | |
| SFR F | age = 0x0; | ; SFR Address = | = 0x8E | | | | | | | | |
| Bit | Name | | | | Function | | | | | | |
| 7 | ТЗМН | Timer 3 High I Selects the clo 0: Timer 3 high 1: Timer 3 high | Byte Clock ck supplied byte uses to byte uses to | Select. to the Timer he clock defi he system cl | 3 high byte ined by the T lock. | (split 8-bit tin ˈ3XCLK bit ir | ner mode on n TMR3CN. | ly). | | | |
| 6 | T3ML | Timer 3 Low E Selects the clo in split 8-bit tim 0: Timer 3 low 1: Timer 3 low | Fimer 3 Low Byte Clock Select. Selects the clock supplied to Timer 3. Selects the clock supplied to the lower 8-bit timer n split 8-bit timer mode. D: Timer 3 low byte uses the clock defined by the T3XCLK bit in TMR3CN. 1: Timer 3 low byte uses the system clock. | | | | | | | | |
| 5 | T2MH | Timer 2 High Selects the clo 0: Timer 2 high 1: Timer 2 high | Timer 2 High Byte Clock Select. Selects the clock supplied to the Timer 2 high byte (split 8-bit timer mode only). 0: Timer 2 high byte uses the clock defined by the T2XCLK bit in TMR2CN. 1: Timer 2 high byte uses the system clock. | | | | | | | | |
| 4 | T2ML | Timer 2 Low E Selects the clo this bit selects 0: Timer 2 low 1: Timer 2 low | Timer 2 Low Byte Clock Select. Selects the clock supplied to Timer 2. If Timer 2 is configured in split 8-bit timer mode, this bit selects the clock supplied to the lower 8-bit timer. 0: Timer 2 low byte uses the clock defined by the T2XCLK bit in TMR2CN. 1: Timer 2 low byte uses the system clock | | | | | | | | |
| 3 | T1M | Timer 1 Clock Selects the clo 0: Timer 1 uses 1: Timer 1 uses | Timer 1 Clock Select. Selects the clock source supplied to Timer 1. Ignored when C/T1 is set to 1. 0: Timer 1 uses the clock defined by the prescale bits SCA[1:0]. 1: Timer 1 uses the system clock. | | | | | | | | |
| 2 | ТОМ | Timer 0 Clock Selects the clo 0: Counter/Tim 1: Counter/Tim | Select. ck source su er 0 uses th er 0 uses th | upplied to Tir e clock defir e system clo | mer 0. Ignore ned by the pr ock. | ed when C/T(escale bits S | 0 is set to 1. SCA[1:0]. | | | | |
| 1:0 | SCA[1:0] | Timer 0/1 Pres These bits con 00: System clo 01: System clo 10: System clo 11: External clo | scale Bits. trol the Time ck divided b ck divided b ck divided b ock divided b | er 0/1 Clock y 12 y 4 y 48 oy 8 (synchro | Prescaler: pnized with t | he system cl | ock) | | | | |



26.3. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: edge-triggered capture, software timer, high speed output, frequency output, 8 to 11-bit pulse width modulator, or 16-bit pulse width modulator. Each module has special function registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation. Table 26.2 summarizes the bit settings in the PCA0CPMn and PCA0PWM registers used to select the PCA capture/compare module's operating mode. Note that all modules set to use 8, 9, 10, or 11-bit PWM mode must use the same cycle length (8-11 bits). Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt.

| Operational Mode | | | | PCA0CPMn | | | | | | PCA0PWM | | | |
|---|---|---|---|----------|---|---|---|---|---|---------|---|-----|-----|
| Bit Number | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4-2 | 1–0 |
| Capture triggered by positive edge on CEXn | Х | Х | 1 | 0 | 0 | 0 | 0 | Α | 0 | Х | В | XXX | XX |
| Capture triggered by negative edge on CEXn | Х | Х | 0 | 1 | 0 | 0 | 0 | А | 0 | Х | В | XXX | XX |
| Capture triggered by any transition on CEXn | Х | Х | 1 | 1 | 0 | 0 | 0 | А | 0 | Х | В | XXX | XX |
| Software Timer | Х | С | 0 | 0 | 1 | 0 | 0 | А | 0 | Х | В | XXX | XX |
| High-Speed Output | Х | С | 0 | 0 | 1 | 1 | 0 | А | 0 | Х | В | XXX | XX |
| Frequency Output | Х | С | 0 | 0 | 0 | 1 | 1 | А | 0 | Х | В | XXX | XX |
| 8-Bit Pulse Width Modulator (Note 7) | 0 | С | 0 | 0 | Е | 0 | 1 | А | 0 | Х | В | XXX | 00 |
| 9-Bit Pulse Width Modulator (Note 7) | 0 | С | 0 | 0 | Е | 0 | 1 | А | D | Х | В | XXX | 01 |
| 10-Bit Pulse Width Modulator (Note 7) | 0 | С | 0 | 0 | Е | 0 | 1 | А | D | Х | В | XXX | 10 |
| 11-Bit Pulse Width Modulator (Note 7) | 0 | С | 0 | 0 | Е | 0 | 1 | А | D | Х | В | XXX | 11 |
| 16-Bit Pulse Width Modulator | 1 | С | 0 | 0 | Е | 0 | 1 | А | 0 | Х | В | XXX | XX |
| X = Don't Care (no functional difference for individual module if 1 or 0). A = Enable interrupts for this module (PCA interrupt triggered on CCFn set to 1). B = Enable 8th 9th 10th or 11th bit overflow interrupt (Depends on setting of CLSEL[1:0]). | | | | | | | | | | | | | |

Table 26.2. PCA0CPM and PCA0PWM Bit Settings for PCA Capture/Compare Modules

C = When set to 0, the digital comparator is off. For high speed and frequency output modes, the associated pin will not toggle. In any of the PWM modes, this generates a 0% duty cycle (output = 0).

5. D = Selects whether the Capture/Compare register (0) or the Auto-Reload register (1) for the associated channel is accessed via addresses PCA0CPHn and PCA0CPLn.

6. E = When set, a match event will cause the CCFn flag for the associated channel to be set.

7. All modules set to 8, 9, 10 or 11-bit PWM mode use the same cycle length setting.



SFR Definition 26.2. PCA0MD: PCA Mode

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------|---|--|-------|---|------|------|------|-----|--|--|--|
| Nam | e CIDL | WDTE | WDLCK | | CPS2 | CPS1 | CPS0 | ECF | | | |
| Туре | R/W | R/W | R/W | R | R/W | R/W | R/W | R/W | | | |
| Rese | t 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| SFR F | R Page = 0x0; SFR Address = 0xD9 | | | | | | | | | | |
| Bit | Name | Function | | | | | | | | | |
| 7 | CIDL | PCA Counter/Timer Idle Control. Specifies PCA behavior when CPU is in Idle Mode. 0: PCA continues to function normally while the system controller is in Idle Mode. 1: PCA operation is suspended while the system controller is in Idle Mode. | | | | | | | | | |
| 6 | WDTE | Watchdog Timer Enable. If this bit is set, PCA Module 2 is used as the watchdog timer. 0: Watchdog Timer disabled. 1: PCA Module 2 enabled as Watchdog Timer. | | | | | | | | | |
| 5 | WDLCK | Watchdog Timer Lock. This bit locks/unlocks the Watchdog Timer Enable. When WDLCK is set, the Watchdog Timer may not be disabled until the next system reset. 0: Watchdog Timer Enable unlocked. 1: Watchdog Timer Enable locked. | | | | | | | | | |
| 4 | | | | | | | | | | | |
| 3.1 | CPS[2:0] | These bits select the timebase source for the PCA counter 000: System clock divided by 12 001: System clock divided by 4 010: Timer 0 overflow 011: High-to-low transitions on ECI (max rate = system clock divided by 4) 100: System clock 101: External clock divided by 8 (synchronized with the system clock) 110: SmaRTClock divided by 8 (synchronized with the system clock and only avail- able on 'F912 and 'F902 devices this setting is reserved on all other devices) 111: Reserved | | | | | | | | | |
| 0 | ECF | PCA Counter/Timer Overflow Interrupt Enable. This bit sets the masking of the PCA Counter/Timer Overflow (CF) interrupt. 0: Disable the CF interrupt. 1: Enable a PCA Counter/Timer Overflow interrupt request when CF (PCA0CN.7) is set. | | | | | | | | | |
| Note: | contents of the PCA0MD register, the Watchdog Timer must first be disabled. | | | | | | | | | | |



C8051F91x-C8051F90x

CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

