



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 25MHz |
| Connectivity | SMBus (2-Wire/I²C), SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT |
| Number of I/O | 16 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 768 x 8 |
| Voltage - Supply (Vcc/Vdd) | 0.9V ~ 3.6V |
| Data Converters | A/D 15x10/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 24-WFQFN Exposed Pad |
| Supplier Device Package | 24-QFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/c8051f912-gmr |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 1.10. Comparator 1 Functional Block Diagram





*Note: Signal only available on 'F912 and 'F902 devices.

Figure 3.1. QFN-24 Pinout Diagram (Top View)









Table 4.10. ADC0 Electrical Characteristics (Continued)

 V_{DD} = 1.8 to 3.6V V, VREF = 1.65 V (REFSL[1:0] = 11), -40 to +85 °C unless otherwise specified.

| Parameter | Conditions | Min | Тур | Max | Units |
|--|--|-----|------------|-----------------|-------|
| Analog Inputs | • | | | | |
| ADC Input Voltage Range | Single Ended (AIN+ – GND) | 0 | | VREF | V |
| Absolute Pin Voltage with respect to GND | Single Ended | 0 | _ | V _{DD} | V |
| Sampling Capacitance (C8051F912/11/02/01) | 1x Gain 0.5x Gain | — | 28 26 | — | pF |
| Input Multiplexer Impedance | | — | 5 | — | kΩ |
| Power Specifications | • | | | | |
| Power Supply Current (V _{DD} supplied to ADC0) | Conversion Mode (300 ksps) Tracking Mode (0 ksps) | _ | 720 680 | _ | μA |
| Power Supply Rejection | Internal High Speed VREF External VREF | _ | 67 74 | _ | dB |
| Notes: | <u>.</u> | | • | | |

1. Blue indicates a feature only available on 'F912 and 'F902 devices.

2. INL and DNL specifications for 12-bit mode do not include the first or last four ADC codes.

3. The maximum code in 12-bit mode is 0xFFFC. The Full Scale Error is referenced from the maximum code.

4. Performance in 8-bit mode is similar to 10-bit mode.

Table 4.11. Temperature Sensor Electrical Characteristics

 V_{DD} = 1.8 to 3.6V V, -40 to +85 °C unless otherwise specified.

| Parameter | Conditions | Min | Тур | Max | Units |
|-----------------------------|-----------------------|-----|------|-----|-------|
| Linearity | | _ | ±1 | — | °C |
| Slope | | _ | 3.40 | _ | mV/°C |
| Slope Error ¹ | | _ | 40 | _ | µV/°C |
| Offset | Temp = 25 °C | _ | 1025 | _ | mV |
| Offset Error ¹ | Temp = 25 °C | _ | 18 | _ | mV |
| Temperature Sensor Settling | Initial Voltage=0 V | — | — | 3.0 | μs |
| Time ² | Initial Voltage=3.6 V | | | 6.5 | |
| Supply Current | | _ | 35 | — | μA |

Notes:

1. Represents one standard deviation from the mean.

2. The temperature sensor settling time, resulting from an ADC mux change or enabling of the temperature sensor, varies with the voltage of the previously sampled channel and can be up to 6 µs if the previously sampled channel voltage was greater than 3 V. To minimize the temperature sensor settling time, the ADC mux can be momentarily set to ground before being set to the temperature sensor output. This ensures that the temperature sensor output will settle in 3 µs or less.



SFR Definition 5.12. ADC0MX: ADC0 Input Channel Select

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|---|---|-----|-----|-------|-----|-----|
| Name | | | | | | AD0MX | | |
| Туре | R | R | R | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |

SFR Page = 0x0; SFR Address = 0xBB

| Bit | Name | | Function | | | | | | | |
|-----|--------|-------------|----------------------------------|--------------|---------------------------------------|--|--|--|--|--|
| 7:5 | Unused | Unused. | | | | | | | | |
| | | Read = 000 | Read = 000b; Write = Don't Care. | | | | | | | |
| 4:0 | AD0MX | AMUX0 Po | sitive Input Selection | on. | | | | | | |
| | | Selects the | positive input chann | el for ADC0. | | | | | | |
| | | 00000: | P0.0 | 10000: | Reserved. | | | | | |
| | | 00001: | P0.1 | 10001: | Reserved. | | | | | |
| | | 00010: | P0.2 | 10010: | Reserved. | | | | | |
| | | 00011: | P0.3 | 10011: | Reserved. | | | | | |
| | | 00100: | P0.4 | 10100: | Reserved. | | | | | |
| | | 00101: | P0.5 | 10101: | Reserved. | | | | | |
| | | 00110: | P0.6 | 10110: | Reserved. | | | | | |
| | | 00111: | P0.7 | 10111: | Reserved. | | | | | |
| | | 01000: | P1.0 | 11000: | Reserved. | | | | | |
| | | 01001: | P1.1 | 11001: | Reserved. | | | | | |
| | | 01010: | P1.2 | 11010: | Reserved. | | | | | |
| | | 01011: | P1.3 | 11011: | Temperature Sensor | | | | | |
| | | 01100: | P1.4 | 11100: | VBAT Supply Voltage | | | | | |
| | | 01101: | P1.5 | | (0.9–1.8 V) or (1.8–3.6 V) | | | | | |
| | | 01110: | P1.6 | 11101: | Digital Supply Voltage | | | | | |
| | | 01111: | Reserved, | | (VREG0 Output, 1.7 V Typical) | | | | | |
| | | | | 11110: | VDD/DC+ Supply Voltage (1.8–3.6 V) | | | | | |
| | | | | 11111: | Ground | | | | | |



SFR Definition 8.3. SP: Stack Pointer

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | | |
|---------|--------------|-------------|--------------|---|--|---|---|---|--|--|--|--|--|--|
| Name | SP[7:0] | | | | | | | | | | | | | |
| Туре | R/W | | | | | | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | | | | | | |
| SFR Pag | ge = All Pag | es; SFR Add | lress = 0x81 | | SFR Page = All Pages; SFR Address = 0x81 | | | | | | | | | |

| Bit | Name | Function |
|-----|---------|--|
| 7:0 | SP[7:0] | Stack Pointer. |
| | | The Stack Pointer holds the location of the top of the stack. The stack pointer is incre- mented before every PUSH operation. The SP register defaults to 0x07 after reset. |

SFR Definition 8.4. ACC: Accumulator

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--------|----------|-------------|--------------|--------------|-------|---|---|---|--|
| Name | ACC[7:0] | | | | | | | | |
| Туре | R/W | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| SER Pa | | es: SER Ado | Iress – OvEO | · Rit-Addres | sahla | | | | |

SFK Page = All Pages; SFK Address = 0xE0; Bit-Addressable

 Bit
 Name
 Function

| Bit | Name | Function |
|-----|----------|---|
| 7:0 | ACC[7:0] | Accumulator. |
| | | This register is the accumulator for arithmetic operations. |

SFR Definition 8.5. B: B Register

| Name B[7:0] | | | | - | 4 | 5 | 6 | 7 | Bit |
|--|--------|---|---|---|---|---|---|---|-------|
| | B[7:0] | | | | | | | | |
| Type R/W | R/W | | | | | | | | Туре |
| Reset 0 <th>0</th> <th>0</th> <th>0</th> <th>0</th> <th>0</th> <th>0</th> <th>0</th> <th>0</th> <th>Reset</th> | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Reset |

SFR Page = All Pages; SFR Address = 0xF0; Bit-Addressable

| Bit | Name | Function |
|-----|--------|---|
| 7:0 | B[7:0] | B Register. |
| | | This register serves as a second accumulator for certain arithmetic operations. |



9.1. Program Memory

The CIP-51 core has a 64 kB program memory space. The C8051F91x-C8051F90x devices implement 16 kB (C8051F912/1) or 8 kB (C8051F902/1) of this program memory space as in-system, reprogrammable Flash memory, organized in a contiguous block from addresses 0x0000 to 0x3BFF (C8051F912/1) or 0x1FFF (C8051F902/1). The last byte of this contiguous block of addresses serves as the security lock byte for the device. Any addresses above the lock byte are reserved.





9.1.1. MOVX Instruction and Program Memory

The MOVX instruction in an 8051 device is typically used to access external data memory. On the C8051F91x-C8051F90x devices, the MOVX instruction is normally used to read and write on-chip XRAM, but can be re-configured to write and erase on-chip Flash memory space. MOVC instructions are always used to read Flash memory, while MOVX write instructions are used to erase and write Flash. This Flash access feature provides a mechanism for the C8051F91x-C8051F90x to update program code and use the program memory space for non-volatile data storage. Refer to Section "13. Flash Memory" on page 132 for further details.

9.2. Data Memory

The C8051F91x-C8051F90x device family include 768 bytes of RAM data memory. 256 bytes of this memory is mapped into the internal RAM space of the 8051. The remainder of this memory is on-chip "external" memory. The data memory map is shown in Figure 9.1 for reference.

9.2.1. Internal RAM

There are 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines



Table 11.3. Special Function Registers (Continued)

SFRs are listed in alphabetical order. All undefined SFR locations are reserved. SFRs highlighted in **blue** are only available on 'F912 and 'F902 devices.

| Register | Address | SFR Page | Description | Page |
|----------|---------|----------|-----------------------------|------|
| TL0 | 0x8A | 0x0 | Timer/Counter 0 Low | 278 |
| TL1 | 0x8B | 0x0 | Timer/Counter 1 Low | 278 |
| TMOD | 0x89 | 0x0 | Timer/Counter Mode | 277 |
| TMR2CN | 0xC8 | 0x0 | Timer/Counter 2 Control | 283 |
| TMR2H | 0xCD | 0x0 | Timer/Counter 2 High | 285 |
| TMR2L | 0xCC | 0x0 | Timer/Counter 2 Low | 285 |
| TMR2RLH | 0xCB | 0x0 | Timer/Counter 2 Reload High | 284 |
| TMR2RLL | 0xCA | 0x0 | Timer/Counter 2 Reload Low | 284 |
| TMR3CN | 0x91 | 0x0 | Timer/Counter 3 Control | 289 |
| TMR3H | 0x95 | 0x0 | Timer/Counter 3 High | 291 |
| TMR3L | 0x94 | 0x0 | Timer/Counter 3 Low | 291 |
| TMR3RLH | 0x93 | 0x0 | Timer/Counter 3 Reload High | 290 |
| TMR3RLL | 0x92 | 0x0 | Timer/Counter 3 Reload Low | 290 |
| TOFFH | 0x86 | 0xF | Temperature Offset High | 82 |
| TOFFL | 0x85 | 0xF | Temperature Offset Low | 82 |
| VDM0CN | 0xFF | 0x0 | VDD Monitor Control | 175 |
| XBR0 | 0xE1 | 0x0 | Port I/O Crossbar Control 0 | 212 |
| XBR1 | 0xE2 | 0x0 | Port I/O Crossbar Control 1 | 213 |
| XBR2 | 0xE3 | 0x0 | Port I/O Crossbar Control 2 | 214 |



| Interrupt Source | Interrupt Vector | Priority Order | Pending Flag | Bit addressable? | Cleared by HW? | Enable Flag | Priority Control |
|---------------------------------|---------------------|-------------------|--|---------------------|-------------------|--------------------|---------------------|
| Reset | 0x0000 | Тор | None | N/A | N/A | Always Enabled | Always Highest |
| External Interrupt 0 (INT0) | 0x0003 | 0 | IE0 (TCON.1) | Y | Y | EX0 (IE.0) | PX0 (IP.0) |
| Timer 0 Overflow | 0x000B | 1 | TF0 (TCON.5) | Y | Y | ET0 (IE.1) | PT0 (IP.1) |
| External Interrupt 1 (INT1) | 0x0013 | 2 | IE1 (TCON.3) | Υ | Y | EX1 (IE.2) | PX1 (IP.2) |
| Timer 1 Overflow | 0x001B | 3 | TF1 (TCON.7) | Y | Y | ET1 (IE.3) | PT1 (IP.3) |
| UART0 | 0x0023 | 4 | RI0 (SCON0.0) TI0 (SCON0.1) | Y | Ν | ES0 (IE.4) | PS0 (IP.4) |
| Timer 2 Overflow | 0x002B | 5 | TF2H (TMR2CN.7) TF2L (TMR2CN.6) | Y | Ν | ET2 (IE.5) | PT2 (IP.5) |
| SPI0 | 0x0033 | 6 | SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4) | Y | N | ESPI0 (IE.6) | PSPI0 (IP.6) |
| SMB0 | 0x003B | 7 | SI (SMB0CN.0) | Y | Ν | ESMB0 (EIE1.0) | PSMB0 (EIP1.0) |
| SmaRTClock Alarm | 0x0043 | 8 | ALRM (RTC0CN.2) ² | Ν | N | EARTC0 (EIE1.1) | PARTC0 (EIP1.1) |
| ADC0 Window Comparator | 0x004B | 9 | ADOWINT (ADC0CN.3) | Y | Ν | EWADC0 (EIE1.2) | PWADC0 (EIP1.2) |
| ADC0 End of Conversion | 0x0053 | 10 | AD0INT (ADC0STA.5) | Y | Ν | EADC0 (EIE1.3) | PADC0 (EIP1.3) |
| Programmable Counter Array | 0x005B | 11 | CF (PCA0CN.7) CCFn (PCA0CN.n) | Y | N | EPCA0 (EIE1.4) | PPCA0 (EIP1.4) |
| Comparator0 | 0x0063 | 12 | CP0FIF (CPT0CN.4) CP0RIF (CPT0CN.5) | Ν | N | ECP0 (EIE1.5) | PCP0 (EIP1.5) |
| Comparator1 | 0x006B | 13 | CP1FIF (CPT1CN.4) CP1RIF (CPT1CN.5) | Ν | Ν | ECP1 (EIE1.6) | PCP1 (EIP1.6) |
| Timer 3 Overflow | 0x0073 | 14 | TF3H (TMR3CN.7) TF3L (TMR3CN.6) | Ν | N | ET3 (EIE1.7) | PT3 (EIP1.7) |
| Supply Monitor Early Warning | 0x007B | 15 | VDDOK (VDM0CN.5) ¹ VBATOK (VDM0CN.4) ^{1, 3} | | | EWARN (EIE2.0) | PWARN (EIP2.0) |
| Port Match | 0x0083 | 16 | None | | | EMAT (EIE2.1) | PMAT (EIP2.1) |
| SmaRTClock Oscillator Fail | 0x008B | 17 | OSCFAIL (RTC0CN.5) ² | Ν | Ν | ERTC0F (EIE2.2) | PFRTC0F (EIP2.2) |
| SPI1 | 0x0093 | 18 | SPIF (SPI1CN.7) WCOL (SPI1CN.6) MODF (SPI1CN.5) RXOVRN (SPI1CN.4) | Ν | N | ESPI1 (EIE2.3) | PSPI1 (EIP2.3) |

Table 12.1. Interrupt Summary

Notes:

1. Indicates a read-only interrupt pending flag. The interrupt enable may be used to prevent software from vectoring to the associated interrupt service routine.

- 2. Indicates a register located in an indirect memory space.
- 3. 8Blue text Indicates a bit only available on 'F912 and 'F902 devices.



SFR Definition 12.5. EIE2: Extended Interrupt Enable 2

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-----|-----|-----|-----|-------|--------|------|-------|
| Name | | | | | ESPI1 | ERTC0F | EMAT | EWARN |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Page = All Pages;SFR Address = 0xE7

| Bit | Name | Function |
|-----|--------|---|
| 7:4 | Unused | Unused. Read = 0000b. Write = Don't care. |
| 3 | ESPI1 | Enable Serial Peripheral Interface (SPI1) Interrupt. This bit sets the masking of the SPI1 interrupts. 0: Disable all SPI1 interrupts. 1: Enable interrupt requests generated by SPI1. |
| 2 | ERTC0F | Enable SmaRTClock Oscillator Fail Interrupt. This bit sets the masking of the SmaRTClock Alarm interrupt. 0: Disable SmaRTClock Alarm interrupts. 1: Enable interrupt requests generated by SmaRTClock Alarm. |
| 1 | EMAT | Enable Port Match Interrupts. This bit sets the masking of the Port Match Event interrupt. 0: Disable all Port Match interrupts. 1: Enable interrupt requests generated by a Port Match. |
| 0 | EWARN | Enable Supply Monitor Early Warning Interrupt. This bit sets the masking of the Supply Monitor Early Warning interrupt. 0: Disable the Supply Monitor Early Warning interrupt. 1: Enable interrupt requests generated by the Supply Monitor(s). 'F912 and 'F902 devices can provide an early warning for both VBAT and the VDD/DC+ supply. All other devices only provide an early warning for the VDD/DC+ supply. |



SFR Definition 13.2. FLKEY: Flash Lock and Key

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------|---------------|--|---|---|----------|---|---|---|--|--|--|
| Nam | е | FLKEY[7:0] | | | | | | | | | |
| Тур | e | | | R | /W | | | | | | |
| Rese | et 0 | 0 | 0 0 0 0 0 0 | | | | | | | | |
| SFR I | Page = 0x0; S | FR Address : | = 0xB6 | | 1 | | I | | | | |
| Bit | Name | | | | Function | | | | | | |
| 7:0 | FLKEY[7:0] | Flash Lock Write: This register writes and e ter. Flash wr complete. If operation is | Flash Lock and Key Register. Write: This register provides a lock and key function for Flash erasures and writes. Flash writes and erases are enabled by writing 0xA5 followed by 0xF1 to the FLKEY regis- er. Flash writes and erases are automatically disabled after the next write or erase is complete. If any writes to FLKEY are performed incorrectly, or if a Flash write or erase | | | | | | | | |
| | | nently locked never writes FLKEY from Read: When read, 00: Flash is 01: The first | omplete. If any writes to FLKEY are performed incorrectly, or if a Flash write or erase operation is attempted while these operations are disabled, the Flash will be permanently locked from writes or erasures until the next device reset. If an application never writes to Flash, it can intentionally lock the Flash by writing a non-0xA5 value to FLKEY from software. Read: When read, bits 1–0 indicate the current Flash lock state. 00: Flash is write/erase locked. | | | | | | | | |

11: Flash writes/erases disabled until the next reset.



SFR Definition 13.3. FLSCL: Flash Scale

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|--------|---|---|---|---|---|---|
| Name | | BYPASS | | | | | | |
| Туре | R | R/W | R | R | R | R | R | R |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Page = 0x0; SFR Address = 0xB6

| Bit | Name | Function | | | | |
|-------|---|---|--|--|--|--|
| 7 | Reserved | Reserved. Always Write to 0. | | | | |
| 6 | BYPASS | Flash Read Timing One-Shot Bypass. | | | | |
| | | 0: The one-shot determines the Flash read time. This setting should be used for oper- ating frequencies less than 10 MHz. 1: The system clock determines the Flash read time. This setting should be used for | | | | |
| | | frequencies greater than 10 MHz. | | | | |
| 5:0 | Reserved | Reserved. Always Write to 000000. | | | | |
| Note: | ReservedReserved. Always Write to 000000.Operations which clear the BYPASS bit do not need to be immediately followed by a benign 3-byte instruction on C8051F912/11/02/01 devices. For code compatibility with C8051F930/31/20/21 devices, a benign 3-byte instruction whose third byte is a don't care should follow the clear operation. See the C8051F93x-C8051F92x data sheet for more details. | | | | | |

SFR Definition 13.4. FLWR: Flash Write Only

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---------------|---|------|---|----------|---|---|---|
| Nam | FLWR[7:0] | | | | | | | |
| Туре | e | | | W | 1 | | | |
| Rese | et 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SFR F | Page = 0x0; S | FR Address = | 0xE5 | | | | | |
| Bit | Name | | | | Function | | | |
| 7:0 | FLWR[7:0] | Flash Write Only. | | | | | | |
| | | All writes to this register have no effect on system operation. | | | | | | |



SFR Definition 15.2. CRC0IN: CRC0 Data Input

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-----------------|-------------|---|----|---|---|---|---|
| Name | | CRC0IN[7:0] | | | | | | |
| Туре | | | | R/ | W | | | |
| Reset | 0 0 0 0 0 0 0 0 | | | | | | | |

SFR Page = 0xF; SFR Address = 0x93

| Bit | Name | Function |
|-----|-------------|---|
| 7:0 | CRC0IN[7:0] | CRC0 Data Input. |
| | | Each write to CRC0IN results in the written data being computed into the existing CRC result according to the CRC algorithm described in Section 15.1 |

SFR Definition 15.3. CRC0DAT: CRC0 Data Output

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------------|---|---|---|---|---|---|---|
| Name | CRC0DAT[7:0] | | | | | | | |
| Туре | R/W | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Page = 0xF; SFR Address = 0x91

| Bit | Name | Function |
|-----|--------------|---|
| 7:0 | CRC0DAT[7:0] | CRC0 Data Output. |
| | | Each read or write performed on CRC0DAT targets the CRC result bits pointed to by the CRC0 Result Pointer (CRC0PNT bits in CRC0CN). |



16.4. Enabling the DC-DC Converter

On power-on reset, the state of the DCEN pin is sampled to determine if the device will power up in onecell or two-cell mode. In two-cell mode, the dc-dc converter always remains disabled. In one-cell mode, the dc-dc converter remains disabled in Sleep Mode, and enabled in all other power modes. See Section "14. Power Management" on page 143 for complete details on available power modes.

The dc-dc converter is enabled (one-cell mode) in hardware by placing a 0.68 μ H inductor between DCEN and VBAT. The dc-dc converter is disabled (two-cell mode) by shorting DCEN directly to GND. The DCEN pin should never be left floating. The device can only switch between one-cell and two-cell mode during a power-on reset. See Section "18. Reset Sources" on page 171 for more information regarding reset behavior.

Figure 16.2 shows the two dc-dc converter configuration options.



Figure 16.2. DC-DC Converter Configuration Options

When the dc-dc converter "Enabled" configuration (one-cell mode) is chosen, the following guidelines apply:

- In most cases, the GND/DC- pin should not be externally connected to GND.
- The 0.68 µH inductor should be placed as close as possible to the DCEN pin for maximum efficiency.
- The 4.7 µF capacitor should be placed as close as possible to the inductor.
- The current loop including GND, the 4.7 μ F capacitor, the 0.68 μ H inductor and the DCEN pin should be made as short as possible.
- The PCB traces connecting VDD/DC+ to the output capacitor and the output capacitor to GND/DCshould be as short and as thick as possible in order to minimize parasitic inductance.



21.1. Port I/O Modes of Operation

Port pins P0.0–P1.6 use the Port I/O cell shown in Figure 21.2. Each Port I/O cell can be configured by software for analog I/O or digital I/O using the PnMDIN registers. On reset, all Port I/O cells default to a digital high impedance state with weak pull-ups enabled.

21.1.1. Port Pins Configured for Analog I/O

Any pins to be used as Comparator or ADC input, external oscillator input/output, or AGND, VREF, or Current Reference output should be configured for analog I/O (PnMDIN.n = 0). When a pin is configured for analog I/O, its weak pullup and digital receiver are disabled. In most cases, software should also disable the digital output drivers. Port pins configured for analog I/O will always read back a value of 0 regardless of the actual voltage on the pin.

Configuring pins as analog I/O saves power and isolates the Port pin from digital interference. Port pins configured as digital inputs may still be used by analog peripherals; however, this practice is not recommended and may result in measurement errors.

21.1.2. Port Pins Configured For Digital I/O

Any pins to be used by digital peripherals (UART, SPI, SMBus, etc.), external digital event capture functions, or as GPIO should be configured as digital I/O (PnMDIN.n = 1). For digital I/O pins, one of two output modes (push-pull or open-drain) must be selected using the PnMDOUT registers.

Push-pull outputs (PnMDOUT.n = 1) drive the Port pad to the VDD/DC+ or GND supply rails based on the output logic value of the Port pin. Open-drain outputs have the high side driver disabled; therefore, they only drive the Port pad to GND when the output logic value is 0 and become high impedance inputs (both high and low drivers turned off) when the output logic value is 1.

When a digital I/O cell is placed in the high impedance state, a weak pull-up transistor pulls the Port pad to the VDD/DC+ supply voltage to ensure the digital input is at a defined logic state. Weak pull-ups are disabled when the I/O cell is driven to GND to minimize power consumption and may be globally disabled by setting WEAKPUD to 1. The user must ensure that digital I/O are always internally or externally pulled or driven to a valid logic state. Port pins configured for digital I/O always read back the logic state of the Port pad, regardless of the output logic value of the Port pin.



Figure 21.2. Port I/O Cell Block Diagram



22. SMBus

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus interface autonomously controlling the serial transfer of the data. Data can be transferred at up to 1/20th of the system clock as a master or slave (this can be faster than allowed by the SMBus specification, depending on the system clock used). A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

The SMBus interface may operate as a master and/or slave, and may function on a bus with multiple masters. The SMBus provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation. The SMBus peripheral can be fully driven by software (i.e. software accepts/rejects slave addresses, and generates ACKs), or hardware slave address recognition and automatic ACK generation can be enabled to minimize software overhead. A block diagram of the SMBus peripheral and the associated SFRs is shown in Figure 22.1.



Figure 22.1. SMBus Block Diagram



25.2.2. 8-bit Timers with Auto-Reload

When T2SPLIT is set, Timer 2 operates as two 8-bit timers (TMR2H and TMR2L). Both 8-bit timers operate in auto-reload mode as shown in Figure 25.5. TMR2RLL holds the reload value for TMR2L; TMR2RLH holds the reload value for TMR2H. The TR2 bit in TMR2CN handles the run control for TMR2H. TMR2L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, SmaRTClock divided by 8 or Comparator 0 output. The Timer 2 Clock Select bits (T2MH and T2ML in CKCON) select either SYSCLK or the clock defined by the Timer 2 External Clock Select bits (T2XCLK[1:0] in TMR2CN), as follows:

| T2MH | T2XCLK[1:0] | TMR2H Clock Source |
|------|-------------|-----------------------|
| 0 | 00 | SYSCLK / 12 |
| 0 | 01 | SmaRTClock / 8 |
| 0 | 10 | Reserved |
| 0 | 11 | Comparator 0 |
| 1 | Х | SYSCLK |

| T2ML | T2XCLK[1:0] | TMR2L Clock Source |
|------|-------------|-----------------------|
| 0 | 00 | SYSCLK / 12 |
| 0 | 01 | SmaRTClock / 8 |
| 0 | 10 | Reserved |
| 0 | 11 | Comparator 0 |
| 1 | Х | SYSCLK |

The TF2H bit is set when TMR2H overflows from 0xFF to 0x00; the TF2L bit is set when TMR2L overflows from 0xFF to 0x00. When Timer 2 interrupts are enabled (IE.5), an interrupt is generated each time TMR2H overflows. If Timer 2 interrupts are enabled and TF2LEN (TMR2CN.5) is set, an interrupt is generated each time either TMR2L or TMR2H overflows. When TF2LEN is enabled, software must check the TF2H and TF2L flags to determine the source of the Timer 2 interrupt. The TF2H and TF2L interrupt flags are not cleared by hardware and must be manually cleared by software.



Figure 25.5. Timer 2 8-Bit Mode Block Diagram



SFR Definition 25.11. TMR2L: Timer 2 Low Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|---|---|---|---|---|---|---|
| Name | TMR2L[7:0] | | | | | | | |
| Туре | R/W | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Page = 0x0; SFR Address = 0xCC

| Bit | Name | Function |
|-----|------------|---|
| 7:0 | TMR2L[7:0] | Timer 2 Low Byte. |
| | | In 16-bit mode, the TMR2L register contains the low byte of the 16-bit Timer 2. In 8- bit mode, TMR2L contains the 8-bit low byte timer value. |

SFR Definition 25.12. TMR2H Timer 2 High Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|---|---|---|---|---|---|---|
| Name | TMR2H[7:0] | | | | | | | |
| Туре | R/W | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Page = 0x0; SFR Address = 0xCD

| Bit | Name | Function |
|-----|------------|---|
| 7:0 | TMR2H[7:0] | Timer 2 Low Byte. |
| | | In 16-bit mode, the TMR2H register contains the high byte of the 16-bit Timer 2. In 8- bit mode, TMR2H contains the 8-bit high byte timer value. |



SFR Definition 25.14. TMR3RLL: Timer 3 Reload Register Low Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--------|------------------------------------|---|---|---|---|---|---|---|--|
| Name | me TMR3RLL[7:0] | | | | | | | | |
| Туре | R/W | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| SFR Pa | SFR Page = 0x0; SFR Address = 0x92 | | | | | | | | |
| Dit | Name | | | | | | | | |

| Bit | Name | Function |
|-----|--------------|---|
| 7:0 | TMR3RLL[7:0] | Timer 3 Reload Register Low Byte. |
| | | TMR3RLL holds the low byte of the reload value for Timer 3. |

SFR Definition 25.15. TMR3RLH: Timer 3 Reload Register High Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|------------------------------------|-------------|--|---|---|---|---|---|--|
| Nam | ame TMR3RLH[7:0] | | | | | | | | |
| Тур | e | R/W | | | | | | | |
| Rese | eset 0 0 0 0 0 0 0 0 | | | | | | 0 | | |
| SFR F | SFR Page = 0x0; SFR Address = 0x93 | | | | | | | | |
| Bit | Name | | Function | | | | | | |
| 7:0 | TMR3RLH[7:0 |] Timer 3 I | Timer 3 Reload Register High Byte. | | | | | | |
| | | TMR3RL | TMR3RLH holds the high byte of the reload value for Timer 3. | | | | | | |



26.3.5. 8-Bit, 9-Bit, 10-Bit and 11-Bit Pulse Width Modulator Modes

Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer, and the setting of the PWM cycle length (8, 9, 10 or 11-bits). For backwards-compatibility with the 8-bit PWM mode available on other devices, the 8-bit PWM mode operates slightly different than 9, 10 and 11-bit PWM modes. It is important to note that all channels configured for 8/9/10/11-bit PWM mode will use the same cycle length. It is not possible to configure one channel for 8-bit PWM mode and another for 11-bit mode (for example). However, other PCA channels can be configured to Pin Capture, High-Speed Output, Software Timer, Frequency Output, or 16-bit PWM mode independently.

26.3.5.1. 8-Bit Pulse Width Modulator Mode

The duty cycle of the PWM output signal in 8-bit PWM mode is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 26.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register, and setting the CLSEL bits in register PCA0PWM to 00b enables 8-Bit Pulse Width Modulator mode. If the MATn bit is set to 1, the CCFn flag for the module will be set each time an 8-bit comparator match (rising edge) occurs. The COVF flag in PCA0PWM can be used to detect the overflow (falling edge), which will occur every 256 PCA clock cycles. The duty cycle for 8-Bit PWM Mode is given in Equation 26.2.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

Duty Cycle =
$$\frac{(256 - PCA0CPHn)}{256}$$

Equation 26.2. 8-Bit PWM Duty Cycle

Using Equation 26.2, the largest duty cycle is 100% (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to 0.



Figure 26.8. PCA 8-Bit PWM Mode Diagram

