



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16FX
Core Size	16-Bit
Speed	56MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, SCI, UART/USART
Peripherals	DMA, LVD, LVR, POR, PWM, WDT
Number of I/O	66
Program Memory Size	288KB (288K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 18x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb96f326rsbpmc-gse2">https://www.e-xfl.com/product-detail/infineon-technologies/mb96f326rsbpmc-gse2</a>

# MB96320 Series



## ■ FEATURES

Feature	Description
Technology	<ul style="list-style-type: none"><li>• 0.18µm CMOS</li></ul>
CPU	<ul style="list-style-type: none"><li>• F<sup>2</sup>MC-16FX CPU</li><li>• Up to 56 MHz internal, 17.8 ns instruction cycle time</li><li>• Optimized instruction set for controller applications (bit, byte, word and long-word data types; 23 different addressing modes; barrel shift; variety of pointers)</li><li>• 8-byte instruction execution queue</li><li>• Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available</li></ul>
System clock	<ul style="list-style-type: none"><li>• On-chip PLL clock multiplier (x1 - x25, x1 when PLL stop)</li><li>• 3 MHz - 16 MHz external crystal oscillator clock (maximum frequency when using ceramic resonator depends on Q-factor).</li><li>• Up to 56 MHz external clock</li><li>• 32-100 kHz subsystem quartz clock</li><li>• 100kHz/2MHz internal RC clock for quick and safe startup, oscillator stop detection, watchdog</li><li>• Clock source selectable from main- and subclock oscillator (part number suffix "W") and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals.</li><li>• Low Power Consumption - 13 operating modes : (different Run, Sleep, Timer modes, Stop mode)</li><li>• Clock modulator</li></ul>
On-chip voltage regulator	<ul style="list-style-type: none"><li>• Internal voltage regulator supports reduced internal MCU voltage, offering low EMI and low power consumption figures</li></ul>
Low voltage reset	<ul style="list-style-type: none"><li>• Reset is generated when supply voltage is below minimum.</li></ul>
Code Security	<ul style="list-style-type: none"><li>• Protects ROM content from unintended read-out</li></ul>
Memory Patch Function	<ul style="list-style-type: none"><li>• Replaces ROM content</li><li>• Can also be used to implement embedded debug support</li></ul>
DMA	<ul style="list-style-type: none"><li>• Automatic transfer function independent of CPU, can be assigned freely to resources</li></ul>
Interrupts	<ul style="list-style-type: none"><li>• Fast Interrupt processing</li><li>• 8 programmable priority levels</li><li>• Non-Maskable Interrupt (NMI)</li></ul>
Timers	<ul style="list-style-type: none"><li>• Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)</li><li>• Watchdog Timer</li></ul>

# MB96320 Series

Feature	Description
CAN	<ul style="list-style-type: none"> <li>Supports CAN protocol version 2.0 part A and B</li> <li>ISO16845 certified</li> <li>Bit rates up to 1 Mbit/s</li> <li>32 message objects</li> <li>Each message object has its own identifier mask</li> <li>Programmable FIFO mode (concatenation of message objects)</li> <li>Maskable interrupt</li> <li>Disabled Automatic Retransmission mode for Time Triggered CAN applications</li> <li>Programmable loop-back mode for self-test operation</li> </ul>
USART	<ul style="list-style-type: none"> <li>Full duplex USARTs (SCI/LIN)</li> <li>Wide range of baud rate settings using a dedicated reload timer</li> <li>Special synchronous options for adapting to different synchronous serial protocols</li> <li>LIN functionality working either as master or slave LIN device</li> </ul>
I <sup>2</sup> C	<ul style="list-style-type: none"> <li>Up to 400 kbps</li> <li>Master and Slave functionality, 7-bit and 10-bit addressing</li> </ul>
A/D converter	<ul style="list-style-type: none"> <li>SAR-type</li> <li>10-bit resolution</li> <li>Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger or reload timer</li> </ul>
Reload Timers	<ul style="list-style-type: none"> <li>16-bit wide</li> <li>Prescaler with <math>1/2^1</math>, <math>1/2^2</math>, <math>1/2^3</math>, <math>1/2^4</math>, <math>1/2^5</math>, <math>1/2^6</math> of peripheral clock frequency</li> <li>Event count function</li> </ul>
Free Running Timers	<ul style="list-style-type: none"> <li>Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4), Prescaler with 1, <math>1/2^1</math>, <math>1/2^2</math>, <math>1/2^3</math>, <math>1/2^4</math>, <math>1/2^5</math>, <math>1/2^6</math>, <math>1/2^7</math>, <math>1/2^8</math> of peripheral clock frequency</li> </ul>
Input Capture Units	<ul style="list-style-type: none"> <li>16-bit wide</li> <li>Signals an interrupt upon external event</li> <li>Rising edge, falling edge or rising &amp; falling edge sensitive</li> </ul>
Output Compare Units	<ul style="list-style-type: none"> <li>16-bit wide</li> <li>Signals an interrupt when a match with 16-bit I/O Timer occurs</li> <li>A pair of compare registers can be used to generate an output signal.</li> </ul>
Programmable Pulse Generator	<ul style="list-style-type: none"> <li>16-bit down counter, cycle and duty setting registers</li> <li>Interrupt at trigger, counter borrow and/or duty match</li> <li>PWM operation and one-shot operation</li> <li>Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock and Reload timer underflow as clock input</li> <li>Can be triggered by software or reload timer</li> </ul>

# MB96320 Series

Type	Circuit	Remarks
I	 <p>Pull-up control Pout Nout Hysteresis input Hysteresis input Automotive input TTL input Analog input</p> <p>Standby control for input shutdown Standby control for input shutdown Standby control for input shutdown Standby control for input shutdown</p>	<ul style="list-style-type: none"> <li>CMOS level output (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math> and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>)</li> <li>2 different CMOS hysteresis inputs with input shutdown function</li> <li>Automotive input with input shutdown function</li> <li>TTL input with input shutdown function.</li> <li>Programmable pull-up resistor: <math>50\text{k}\Omega</math> approx.</li> <li>Analog input</li> </ul>
N	 <p>pull-up control Pout Nout<sup>*1</sup> Hysteresis input Hysteresis input Automotive input TTL input</p> <p>Standby control for input shutdown Standby control for input shutdown Standby control for input shutdown Standby control for input shutdown</p>	<ul style="list-style-type: none"> <li>CMOS level output (<math>I_{OL} = 3\text{mA}</math>, <math>I_{OH} = -3\text{mA}</math>)</li> <li>2 different CMOS hysteresis inputs with input shutdown function</li> <li>Automotive input with input shutdown function</li> <li>TTL input with input shutdown function</li> <li>Programmable pull-up resistor: <math>50\text{k}\Omega</math> approx.</li> </ul> <p>*1: N-channel transistor has slew rate control according to I<sup>2</sup>C spec, irrespective of usage</p>

# MB96320 Series

## ■ I/O MAP

I/O map MB96(F)32x (1 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000000H	I/O Port P00 - Port Data Register	PDR00		R/W
000001H	I/O Port P01 - Port Data Register	PDR01		R/W
000002H	I/O Port P02 - Port Data Register	PDR02		R/W
000003H	I/O Port P03 - Port Data Register	PDR03		R/W
000004H	I/O Port P04 - Port Data Register	PDR04		R/W
000005H	I/O Port P05 - Port Data Register	PDR05		R/W
000006H	I/O Port P06 - Port Data Register	PDR06		R/W
000007H	I/O Port P07 - Port Data Register	PDR07		R/W
000008H	Reserved			-
000009H	I/O Port P09 - Port Data Register	PDR09		R/W
00000AH- 00000CH	Reserved			-
00000DH	I/O Port P13 - Port Data Register	PDR13		R/W
00000EH- 000010H	Reserved			-
000011H	I/O Port P17 - Port Data Register	PDR17		R/W
000012H- 000017H	Reserved			-
000018H	ADC0 - Control Status register Low	ADCSL	ADCS	R/W
000019H	ADC0 - Control Status register High	ADCSH		R/W
00001AH	ADC0 - Data Register Low	ADCRL	ADCR	R
00001BH	ADC0 - Data Register High	ADCRH		R
00001CH	ADC0 - Setting Register		ADSR	R/W
00001DH	ADC0 - Setting Register			R/W
00001EH	ADC0 - Extended Configuration Register	ADECR		R/W
00001FH	Reserved			-
000020H	FRT0 - Data register of free-running timer		TCDT0	R/W
000021H	FRT0 - Data register of free-running timer			R/W
000022H	FRT0 - Control status register of free-running timer Low	TCCSL0	TCCS0	R/W

# MB96320 Series

I/O map MB96(F)32x (2 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000023 <sub>H</sub>	FRT0 - Control status register of free-running timer High	TCCSH0		R/W
000024 <sub>H</sub>	FRT1 - Data register of free-running timer		TCDT1	R/W
000025 <sub>H</sub>	FRT1 - Data register of free-running timer			R/W
000026 <sub>H</sub>	FRT1 - Control status register of free-running timer Low	TCCSL1	TCCS1	R/W
000027 <sub>H</sub>	FRT1 - Control status register of free-running timer High	TCCSH1		R/W
000028 <sub>H</sub> - 000033 <sub>H</sub>	Reserved			-
000034 <sub>H</sub>	OCU4 - Output Compare Control Status	OCS4		R/W
000035 <sub>H</sub>	OCU5 - Output Compare Control Status	OCS5		R/W
000036 <sub>H</sub>	OCU4 - Compare Register		OCCP4	R/W
000037 <sub>H</sub>	OCU4 - Compare Register			R/W
000038 <sub>H</sub>	OCU5 - Compare Register		OCCP5	R/W
000039 <sub>H</sub>	OCU5 - Compare Register			R/W
00003A <sub>H</sub>	OCU6 - Output Compare Control Status	OCS6		R/W
00003B <sub>H</sub>	OCU7 - Output Compare Control Status	OCS7		R/W
00003C <sub>H</sub>	OCU6 - Compare Register		OCCP6	R/W
00003D <sub>H</sub>	OCU6 - Compare Register			R/W
00003E <sub>H</sub>	OCU7 - Compare Register		OCCP7	R/W
00003F <sub>H</sub>	OCU7 - Compare Register			R/W
000040 <sub>H</sub>	ICU0/ICU1 - Control Status Register	ICS01		R/W
000041 <sub>H</sub>	ICU0/ICU1 - Edge register	ICE01		R/W
000042 <sub>H</sub>	ICU0 - Capture Register Low	IPCPL0	IPCP0	R
000043 <sub>H</sub>	ICU0 - Capture Register High	IPCPH0		R
000044 <sub>H</sub>	ICU1 - Capture Register Low	IPCPL1	IPCP1	R
000045 <sub>H</sub>	ICU1 - Capture Register High	IPCPH1		R
000046 <sub>H</sub>	ICU2/ICU3 - Control Status Register	ICS23		R/W
000047 <sub>H</sub>	ICU2/ICU3 - Edge register	ICE23		R/W
000048 <sub>H</sub>	ICU2 - Capture Register Low	IPCPL2	IPCP2	R

# MB96320 Series

## I/O map MB96(F)32x (9 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00011E <sub>H</sub>	DMA3 - Data counter low byte	DCTL3	DCT3	R/W
00011F <sub>H</sub>	DMA3 - Data counter high byte	DCTH3		R/W
000120 <sub>H</sub> - 00017F <sub>H</sub>	Reserved			-
000180 <sub>H</sub> - 00037F <sub>H</sub>	CPU - General Purpose registers (RAM access)	GPR_RAM		R/W
000380 <sub>H</sub>	DMA0 - Interrupt select	DISEL0		R/W
000381 <sub>H</sub>	DMA1 - Interrupt select	DISEL1		R/W
000382 <sub>H</sub>	DMA2 - Interrupt select	DISEL2		R/W
000383 <sub>H</sub>	DMA3 - Interrupt select	DISEL3		R/W
000384 <sub>H</sub> - 00038F <sub>H</sub>	Reserved			-
000390 <sub>H</sub>	DMA - Status register low byte	DSRL	DSR	R/W
000391 <sub>H</sub>	DMA - Status register high byte	DSRH		R/W
000392 <sub>H</sub>	DMA - Stop status register low byte	DSSRL	DSSR	R/W
000393 <sub>H</sub>	DMA - Stop status register high byte	DSSRH		R/W
000394 <sub>H</sub>	DMA - Enable register low byte	DERL	DER	R/W
000395 <sub>H</sub>	DMA - Enable register high byte	DERH		R/W
000396 <sub>H</sub> - 00039F <sub>H</sub>	Reserved			-
0003A0 <sub>H</sub>	Interrupt level register	ILR	ICR	R/W
0003A1 <sub>H</sub>	Interrupt index register	IDX		R/W
0003A2 <sub>H</sub>	Interrupt vector table base register Low	TBRL	TBR	R/W
0003A3 <sub>H</sub>	Interrupt vector table base register High	TBRH		R/W
0003A4 <sub>H</sub>	Delayed Interrupt register	DIRR		R/W
0003A5 <sub>H</sub>	Non Maskable Interrupt register	NMI		R/W
0003A6 <sub>H</sub> - 0003AB <sub>H</sub>	Reserved			-
0003AC <sub>H</sub>	EDSU communication interrupt selection Low	EDSU2L	EDSU2	R/W
0003AD <sub>H</sub>	EDSU communication interrupt selection High	EDSU2H		R/W
0003AE <sub>H</sub>	ROM mirror control register	ROMM		R/W
0003AF <sub>H</sub>	EDSU configuration register	EDSU		R/W

# MB96320 Series

## I/O map MB96(F)32x (13 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00042D <sub>H</sub>	Clock Input and LVD Control Register	CILCR		R/W
00042E <sub>H</sub> - 00042F <sub>H</sub>	Reserved			-
000430 <sub>H</sub>	I/O Port P00 - Data Direction Register	DDR00		R/W
000431 <sub>H</sub>	I/O Port P01 - Data Direction Register	DDR01		R/W
000432 <sub>H</sub>	I/O Port P02 - Data Direction Register	DDR02		R/W
000433 <sub>H</sub>	I/O Port P03 - Data Direction Register	DDR03		R/W
000434 <sub>H</sub>	I/O Port P04 - Data Direction Register	DDR04		R/W
000435 <sub>H</sub>	I/O Port P05 - Data Direction Register	DDR05		R/W
000436 <sub>H</sub>	I/O Port P06 - Data Direction Register	DDR06		R/W
000437 <sub>H</sub>	I/O Port P07 - Data Direction Register	DDR07		R/W
000438 <sub>H</sub>	Reserved			-
000439 <sub>H</sub>	I/O Port P09 - Data Direction Register	DDR09		R/W
00043A <sub>H</sub> - 00043C <sub>H</sub>	Reserved			-
00043D <sub>H</sub>	I/O Port P13 - Data Direction Register	DDR13		R/W
00043E <sub>H</sub> - 000440 <sub>H</sub>	Reserved			-
000441 <sub>H</sub>	I/O Port P17 - Data Direction Register	DDR17		R/W
000442 <sub>H</sub> - 000443 <sub>H</sub>	Reserved			-
000444 <sub>H</sub>	I/O Port P00 - Port Input Enable Register	PIER00		R/W
000445 <sub>H</sub>	I/O Port P01 - Port Input Enable Register	PIER01		R/W
000446 <sub>H</sub>	I/O Port P02 - Port Input Enable Register	PIER02		R/W
000447 <sub>H</sub>	I/O Port P03 - Port Input Enable Register	PIER03		R/W
000448 <sub>H</sub>	I/O Port P04 - Port Input Enable Register	PIER04		R/W
000449 <sub>H</sub>	I/O Port P05 - Port Input Enable Register	PIER05		R/W
00044A <sub>H</sub>	I/O Port P06 - Port Input Enable Register	PIER06		R/W
00044B <sub>H</sub>	I/O Port P07 - Port Input Enable Register	PIER07		R/W
00044C <sub>H</sub>	Reserved			-
00044D <sub>H</sub>	I/O Port P09 - Port Input Enable Register	PIER09		R/W

# MB96320 Series

## I/O map MB96(F)32x (16 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0004AA <sub>H</sub>	I/O Port P02 - Pull-Up resistor Control Register	PUCR02		R/W
0004AB <sub>H</sub>	I/O Port P03 - Pull-Up resistor Control Register	PUCR03		R/W
0004AC <sub>H</sub>	I/O Port P04 - Pull-Up resistor Control Register	PUCR04		R/W
0004AD <sub>H</sub>	I/O Port P05 - Pull-Up resistor Control Register	PUCR05		R/W
0004AE <sub>H</sub>	I/O Port P06 - Pull-Up resistor Control Register	PUCR06		R/W
0004AF <sub>H</sub>	I/O Port P07 - Pull-Up resistor Control Register	PUCR07		R/W
0004B0 <sub>H</sub>	Reserved			-
0004B1 <sub>H</sub>	I/O Port P09 - Pull-Up resistor Control Register	PUCR09		R/W
0004B2 <sub>H</sub> - 0004B4 <sub>H</sub>	Reserved			-
0004B5 <sub>H</sub>	I/O Port P13 - Pull-Up resistor Control Register	PUCR13		R/W
0004B6 <sub>H</sub> - 0004B8 <sub>H</sub>	Reserved			-
0004B9 <sub>H</sub>	I/O Port P17 - Pull-Up resistor Control Register	PUCR17		R/W
0004BA <sub>H</sub> - 0004BB <sub>H</sub>	Reserved			-
0004BC <sub>H</sub>	I/O Port P00 - External Pin State Register	EPSR00		R
0004BD <sub>H</sub>	I/O Port P01 - External Pin State Register	EPSR01		R
0004BE <sub>H</sub>	I/O Port P02 - External Pin State Register	EPSR02		R
0004BF <sub>H</sub>	I/O Port P03 - External Pin State Register	EPSR03		R
0004C0 <sub>H</sub>	I/O Port P04 - External Pin State Register	EPSR04		R
0004C1 <sub>H</sub>	I/O Port P05 - External Pin State Register	EPSR05		R
0004C2 <sub>H</sub>	I/O Port P06 - External Pin State Register	EPSR06		R
0004C3 <sub>H</sub>	I/O Port P07 - External Pin State Register	EPSR07		R
0004C4 <sub>H</sub>	Reserved			-
0004C5 <sub>H</sub>	I/O Port P09 - External Pin State Register	EPSR09		R
0004C6 <sub>H</sub> - 0004C8 <sub>H</sub>	Reserved			-
0004C9 <sub>H</sub>	I/O Port P13 - External Pin State Register	EPSR13		R
0004CA <sub>H</sub> - 0004CC <sub>H</sub>	Reserved			-
0004CD <sub>H</sub>	I/O Port P17 - External Pin State Register	EPSR17		R

# MB96320 Series

## I/O map MB96(F)32x (17 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0004CE <sub>H</sub> - 0004CF <sub>H</sub>	Reserved			-
0004D0 <sub>H</sub>	ADC analog input enable register 0	ADER0		R/W
0004D1 <sub>H</sub>	ADC analog input enable register 1	ADER1		R/W
0004D2 <sub>H</sub>	ADC analog input enable register 2	ADER2		R/W
0004D3 <sub>H</sub>	ADC analog input enable register 3	ADER3		R/W
0004D4 <sub>H</sub>	ADC analog input enable register 4	ADER4		R/W
0004D5 <sub>H</sub>	Reserved			-
0004D6 <sub>H</sub>	Peripheral Resource Relocation Register 0	PRRR0		R/W
0004D7 <sub>H</sub>	Peripheral Resource Relocation Register 1	PRRR1		R/W
0004D8 <sub>H</sub>	Peripheral Resource Relocation Register 2	PRRR2		R/W
0004D9 <sub>H</sub>	Peripheral Resource Relocation Register 3	PRRR3		R/W
0004DA <sub>H</sub>	Peripheral Resource Relocation Register 4	PRRR4		R/W
0004DB <sub>H</sub>	Peripheral Resource Relocation Register 5	PRRR5		R/W
0004DC <sub>H</sub>	Peripheral Resource Relocation Register 6	PRRR6		R/W
0004DD <sub>H</sub>	Peripheral Resource Relocation Register 7	PRRR7		R/W
0004DE <sub>H</sub>	Peripheral Resource Relocation Register 8	PRRR8		R/W
0004DF <sub>H</sub>	Peripheral Resource Relocation Register 9	PRRR9		R/W
0004E0 <sub>H</sub>	RTC - Sub Second Register L	WTBRL0	WTBR0	R/W
0004E1 <sub>H</sub>	RTC - Sub Second Register M	WTBRH0		R/W
0004E2 <sub>H</sub>	RTC - Sub-Second Register H	WTBR1		R/W
0004E3 <sub>H</sub>	RTC - Second Register	WTSR		R/W
0004E4 <sub>H</sub>	RTC - Minutes	WTMR		R/W
0004E5 <sub>H</sub>	RTC - Hour	WTHR		R/W
0004E6 <sub>H</sub>	RTC - Timer Control Extended Register	WTCER		R/W
0004E7 <sub>H</sub>	RTC - Clock select register	WTCKSR		R/W
0004E8 <sub>H</sub>	RTC - Timer Control Register Low	WTCRL	WTCR	R/W
0004E9 <sub>H</sub>	RTC - Timer Control Register High	WTCRH		R/W
0004EA <sub>H</sub>	CAL - Calibration unit Control register	CUCR		R/W
0004EB <sub>H</sub>	Reserved			-

# MB96320 Series

## I/O map MB96(F)32x (21 of 31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00057D <sub>H</sub>	PPG8 - Duty cycle register			W
00057E <sub>H</sub>	PPG8 - Control status register Low	PCNL8	PCN8	R/W
00057F <sub>H</sub>	PPG8 - Control status register High	PCNH8		R/W
000580 <sub>H</sub>	PPG9 - Timer register		PTMR9	R
000581 <sub>H</sub>	PPG9 - Timer register			R
000582 <sub>H</sub>	PPG9 - Period setting register		PCSR9	W
000583 <sub>H</sub>	PPG9 - Period setting register			W
000584 <sub>H</sub>	PPG9 - Duty cycle register		PDUT9	W
000585 <sub>H</sub>	PPG9 - Duty cycle register			W
000586 <sub>H</sub>	PPG9 - Control status register Low	PCNL9	PCN9	R/W
000587 <sub>H</sub>	PPG9 - Control status register High	PCNH9		R/W
000588 <sub>H</sub>	PPG10 - Timer register		PTMR10	R
000589 <sub>H</sub>	PPG10 - Timer register			R
00058A <sub>H</sub>	PPG10 - Period setting register		PCSR10	W
00058B <sub>H</sub>	PPG10 - Period setting register			W
00058C <sub>H</sub>	PPG10 - Duty cycle register		PDUT10	W
00058D <sub>H</sub>	PPG10 - Duty cycle register			W
00058E <sub>H</sub>	PPG10 - Control status register Low	PCNL10	PCN10	R/W
00058F <sub>H</sub>	PPG10 - Control status register High	PCNH10		R/W
000590 <sub>H</sub>	PPG11 - Timer register		PTMR11	R
000591 <sub>H</sub>	PPG11 - Timer register			R
000592 <sub>H</sub>	PPG11 - Period setting register		PCSR11	W
000593 <sub>H</sub>	PPG11 - Period setting register			W
000594 <sub>H</sub>	PPG11 - Duty cycle register		PDUT11	W
000595 <sub>H</sub>	PPG11 - Duty cycle register			W
000596 <sub>H</sub>	PPG11 - Control status register Low	PCNL11	PCN11	R/W
000597 <sub>H</sub>	PPG11 - Control status register High	PCNH11		R/W
000598 <sub>H</sub>	PPG15-PPG12 - General Control register 1 Low	GCN1L3	GCN13	R/W
000599 <sub>H</sub>	PPG15-PPG12 - General Control register 1 High	GCN1H3		R/W
00059A <sub>H</sub>	PPG15-PPG12 - General Control register 2 Low	GCN2L3	GCN23	R/W

# MB96320 Series

( $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

Parameter	Symbol	Condition (at $T_A$ )	Value			Remarks
			Typ	Max	Unit	
Power supply current in Run modes*	I <sub>CCPLL</sub>	PLL Run mode with CLKS1/2 = CLKB = CLKP1 = 16MHz, CLKP2 = 8MHz	+25°C	15	20	mA
		1 Flash/ROM wait state (CLKRC and CLKSC stopped)	+125°C	16.5	23.5	
		PLL Run mode with CLKS1/2 = CLKB = CLKP1 = 32MHz, CLKP2 = 16MHz	+25°C	24	30	
		2 Flash/ROM wait states (CLKRC and CLKSC stopped)	+125°C	26	34	
		PLL Run mode with CLKS1/2 = 48MHz, CLKB = CLKP1/2 = 24MHz	+25°C	28	40	mA
		0 Flash/ROM wait states (CLKRC and CLKSC stopped)	+125°C	30	44	
		PLL Run mode with CLKS1/2 = CLKB = CLKP1= 56MHz, CLKP2 = 28MHz	+25°C	41	52	
		2 Flash/ROM wait states (CLKRC and CLKSC stopped. Core voltage at 1.9V)	+125°C	43	56	mA
		PLL Run mode with CLKS1/2 = 96MHz, CLKB = CLKP1= 48MHz, CLKP2 = 24MHz	+25°C	44	58	
		1 Flash/ROM wait state (CLKRC and CLKSC stopped. Core voltage at 1.9V)	+125°C	46	62	

# MB96320 Series

## Internal Clock timing

( $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

Parameter	Symbol	Core Voltage Settings				Unit	Remarks		
		1.8V		1.9V					
		Min	Max	Min	Max				
Internal System clock frequency (CLKS1 and CLKS2)	$f_{CLKS1}, f_{CLKS2}$	0	92	0	96	MHz	Others than below		
		0	88	0	96	MHz	MB96F326		
Internal CPU clock frequency (CLKB), internal peripheral clock frequency (CLKP1)	$f_{CLKB}, f_{CLKP1}$	0	52	0	56	MHz			
Internal peripheral clock frequency (CLKP2)	$f_{CLKP2}$	0	28	0	32	MHz			

# MB96320 Series

## I<sup>2</sup>C Timing


(T<sub>A</sub> = -40°C to 125°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

Parameter	Symbol	Standard-mode		Fast-mode*1		Unit
		Min	Max	Min	Max	
SCL clock frequency	f <sub>SCL</sub>	0	100	0	400	kHz
Hold time (repeated) START condition SDA↓→SCL↓	t <sub>HDDSTA</sub>	4.0	—	0.6	—	μs
"L" width of the SCL clock	t <sub>LOW</sub>	4.7	—	1.3	—	μs
"H" width of the SCL clock	t <sub>HIGH</sub>	4.0	—	0.6	—	μs
Set-up time for a repeated START condition SCL↑→SDA↓	t <sub>SUSTA</sub>	4.7	—	0.6	—	μs
Data hold time SCL↓→SDA↓↑	t <sub>HDDAT</sub>	0	3.45	0	0.9	μs
Data set-up time SDA↓↑→SCL↑	t <sub>SUDAT</sub>	250	—	100	—	ns
Set-up time for STOP condition SCL↑→SDA↑	t <sub>SUSTO</sub>	4.0	—	0.6	—	μs
Bus free time between a STOP and START condition	t <sub>BUS</sub>	4.7	—	1.3	—	μs
Output fall time from 0.7*V <sub>CC</sub> to 0.3*V <sub>CC</sub> with a bus capacitance from 10 pF to 400 pF	t <sub>of</sub>	20 + 0.1*C <sub>b</sub> *2	250	20 + 0.1*C <sub>b</sub> *2	250	ns
Capacitive load for each bus line	C <sub>b</sub>	—	400	—	400	pF
Pulse width of spikes which will be suppressed by input noise filter	t <sub>SP</sub>	n/a	n/a	0	1*t <sub>CLKP1</sub> *3	ns

\*1 : For use at over 100 kHz, set the peripheral clock 1 to at least 6 MHz.


\*2 : C<sub>b</sub> = capacitance of one bus line in pF.

\*3 : t<sub>CLKP1</sub> is the cycle time of the peripheral clock CLKP1.



- V<sub>OH</sub> = 0.7 \* V<sub>CC</sub>
- V<sub>OL</sub> = 0.3 \* V<sub>CC</sub>
- CMOS Hysteresis 0.7/0.3 input selected

# MB96320 Series



N : A/D converter digital output value

$V_{OT}$  : Voltage at which digital output transits from "000H" to "001H."


$V_{FST}$  : Voltage at which digital output transits from "3FEH" to "3FFH."

# MB96320 Series

## Accuracy and setting of the A/D Converter sampling time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time depends on the external driving impedance  $R_{ext}$ , the board capacitance of the A/D converter input pin  $C_{ext}$  and the  $AV_{cc}$  voltage level. The following replacement model can be used for the calculation:



$R_{ext}$ : external driving impedance

$C_{ext}$ : capacitance of PCB at A/D converter input

$C_{IN}$ : capacitance of MCU input pin: 15pF (max)

$R_{ADC}$ : resistance within MCU: 2.6kΩ (max) for 4.5V ≤  $AV_{cc}$  ≤ 5.5V  
12kΩ (max) for 3.0V ≤  $AV_{cc}$  < 4.5V

$C_{ADC}$ : sampling capacitance within MCU: 10pF (max)

The sampling time should be set to minimum “ $7\tau$ ”. The following approximation formula for the replacement model above can be used:

$$T_{samp} [\text{min}] = 7 \times (R_{ext} \times (C_{ext} + C_{IN}) + (R_{ext} + R_{ADC}) \times C_{ADC})$$

- Do not select a sampling time below the absolute minimum permitted value (0.5μs for 4.5V ≤  $AV_{cc}$  ≤ 5.5V; 1.2 μs for 3.0V ≤  $AV_{cc}$  < 4.5V).
- If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin. In this case the internal sampling capacitance  $C_{ADC}$  will be charged out of this external capacitance.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current  $I_{IL}$  (static current before the sampling switch) or the analog input leakage current  $I_{AIN}$  (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current  $I_{IL}$  cannot be compensated by an external capacitor.
- The accuracy gets worse as  $|AVRH - AVRL|$  becomes smaller.

# MB96320 Series

## 6. Low Voltage Detector characteristics

( $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{cc} = AV_{cc} = 3.0\text{V} - 5.5\text{V}$ ,  $V_{ss} = AV_{ss} = 0\text{V}$ )

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Stabilization time	$T_{LVDSTAB}$	-	75	$\mu\text{s}$	After power-up or change of detection level
Level 0	$V_{DL0}$	2.7	2.9	V	CILCR:LVL[3:0] = "0000"
Level 1	$V_{DL1}$	2.9	3.1	V	CILCR:LVL[3:0] = "0001"
Level 2	$V_{DL2}$	3.1	3.3	V	CILCR:LVL[3:0] = "0010"
Level 3	$V_{DL3}$	3.5	3.75	V	CILCR:LVL[3:0] = "0011"
Level 4	$V_{DL4}$	3.6	3.85	V	CILCR:LVL[3:0] = "0100"
Level 5	$V_{DL5}$	3.7	3.95	V	CILCR:LVL[3:0] = "0101"
Level 6	$V_{DL6}$	3.8	4.05	V	CILCR:LVL[3:0] = "0110"
Level 7	$V_{DL7}$	3.9	4.15	V	CILCR:LVL[3:0] = "0111"
Level 8	$V_{DL8}$	4.0	4.25	V	CILCR:LVL[3:0] = "1000"
Level 9	$V_{DL9}$	4.1	4.35	V	CILCR:LVL[3:0] = "1001"
Level 10	$V_{DL10}$	not used			
Level 11	$V_{DL11}$	not used			
Level 12	$V_{DL12}$	not used			
Level 13	$V_{DL13}$	not used			
Level 14	$V_{DL14}$	not used			
Level 15	$V_{DL15}$	not used			

CILCR:LVL[3:0] are the low voltage detector level select bits of the CILCR register.

For correct detection, the slope of the voltage level must satisfy  $\left| \frac{dV}{dt} \right| \leq 0.004 \frac{V}{\mu\text{s}}$ .  
Faster variations are regarded as noise and may not be detected.

The functional operation of the MCU is guaranteed down to the minimum low voltage detection level of "Level 0" ( $V_{DL0\_MIN}$ ). The electrical characteristics however are only valid in the specified range (usually down to 3.0V).

# MB96320 Series

## 7. FLASH memory program/erase characteristics

( $T_A = -40^\circ\text{C}$  to  $105^\circ\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time	-	0.9	3.6	s	Without erasure pre-programming time
Chip erase time	-	$n^*0.9$	$n^*3.6$	s	Without erasure pre-programming time ( $n$ is the number of Flash sector of the device)
Word (16-bit width) programming time	-	23	370	us	Without overhead time for submitting write command
Program/Erase cycle	10 000	-	-	cycle	
Flash data retention time	20	-	-	year	*1

\*1: This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at  $85^\circ\text{C}$ )

# MB96320 Series

# MB96320 Series

## ■ EXAMPLE CHARACTERISTICS

### 1. Temperature dependency of power supply currents

The following diagrams show the current consumption of samples with typical wafer process parameters in different operation modes.

Common condition for all operation modes:

- $V_{CC} = AV_{CC} = 5.0V$
- Main clock = 4MHz external clock
- Sub clock = 32kHz external clock

Operation mode details:

Mode name	Details
PLL Run 56	PLL Run mode current $I_{CCPLL}$ with the following settings: <ul style="list-style-type: none"><li>• <math>f_{CLKS1} = f_{CLKS2} = f_{CLKB} = f_{CLKP1} = 56\text{MHz}</math></li><li>• <math>f_{CLKP2} = 28\text{MHz}</math></li><li>• Regulator in High Power Mode</li><li>• Core voltage at 1.9V (VRCR:HPM[1:0] = 11<sub>B</sub>)</li><li>• 2 Flash/ROM wait states (MTCRA=233A<sub>H</sub>)</li><li>• RC oscillator and Sub oscillator stopped</li></ul>
PLL Run 48	PLL Run mode current $I_{CCPLL}$ with the following settings: <ul style="list-style-type: none"><li>• <math>f_{CLKS1} = f_{CLKS2} = 96\text{MHz}</math></li><li>• <math>f_{CLKB} = f_{CLKP1} = 48\text{MHz}</math></li><li>• <math>f_{CLKP2} = 24\text{MHz}</math></li><li>• Regulator in High Power Mode</li><li>• Core voltage at 1.9V (VRCR:HPM[1:0] = 11<sub>B</sub>)</li><li>• 1 Flash/ROM wait states (MTCRA=6B09<sub>H</sub>)</li><li>• RC oscillator and Sub oscillator stopped</li></ul>
PLL Run 24	PLL Run mode current $I_{CCPLL}$ with the following settings: <ul style="list-style-type: none"><li>• <math>f_{CLKS1} = f_{CLKS2} = 48\text{MHz}</math></li><li>• <math>f_{CLKB} = f_{CLKP1} = f_{CLKP2} = 24\text{MHz}</math></li><li>• Regulator in High Power Mode</li><li>• Core voltage at 1.8V (VRCR:HPM[1:0] = 10<sub>B</sub>)</li><li>• 0 Flash/ROM wait states (MTCRA=2208<sub>H</sub>)</li><li>• RC oscillator and Sub oscillator stopped</li></ul>
Main Run	Main Run mode current $I_{CCMAIN}$ with the following settings: <ul style="list-style-type: none"><li>• <math>f_{CLKS1} = f_{CLKS2} = f_{CLKB} = f_{CLKP1} = f_{CLKP2} = 4\text{MHz}</math></li><li>• Regulator in High Power Mode</li><li>• Core voltage at 1.8V (VRCR:HPM[1:0] = 10<sub>B</sub>)</li><li>• 1 Flash/ROM wait states (MTCRA=0239<sub>H</sub>)</li><li>• PLL, RC oscillator and Sub oscillator stopped</li></ul>

# MB96320 Series

Mode name	Details
RC Sleep 2M	RC Sleep mode current $I_{CCSRCH}$ with the following settings: <ul style="list-style-type: none"> <li>• RC oscillator set to 2MHz (CKFCR:RCFS = 1)</li> <li>• <math>f_{CLKS1} = f_{CLKS2} = f_{CLKP1} = f_{CLKP2} = 2\text{MHz}</math></li> <li>• Regulator in High Power Mode</li> <li>• Core voltage at 1.8V (VRCR:HPM[1:0] = 10<sub>B</sub>)</li> <li>• PLL, Main oscillator and Sub oscillator stopped</li> </ul>
RC Sleep 100k	RC Sleep mode current $I_{CCSRCL}$ with the following settings: <ul style="list-style-type: none"> <li>• RC oscillator set to 100kHz (CKFCR:RCFS = 0)</li> <li>• <math>f_{CLKS1} = f_{CLKS2} = f_{CLKP1} = f_{CLKP2} = 100\text{kHz}</math></li> <li>• Regulator in Low Power Mode A (SMCR:LPMSS = 1)</li> <li>• Core voltage at 1.8V (VRCR:LPMA[2:0] = 110<sub>B</sub>)</li> <li>• PLL, Main oscillator and Sub oscillator stopped</li> </ul>
Sub Sleep	Sub Sleep mode current $I_{CCSSUB}$ with the following settings: <ul style="list-style-type: none"> <li>• <math>f_{CLKS1} = f_{CLKS2} = f_{CLKP1} = f_{CLKP2} = 32\text{kHz}</math></li> <li>• Regulator in Low Power Mode A (by hardware)</li> <li>• Core voltage at 1.8V (VRCR:LPMA[2:0] = 110<sub>B</sub>)</li> <li>• PLL, RC oscillator and Main oscillator stopped</li> </ul>
PLL Timer 48	PLL Timer mode current $I_{CCTPLL}$ with the following settings: <ul style="list-style-type: none"> <li>• <math>f_{CLKS1} = f_{CLKS2} = 48\text{MHz}</math></li> <li>• Regulator in High Power Mode</li> <li>• Core voltage at 1.8V (VRCR:HPM[1:0] = 10<sub>B</sub>)</li> <li>• RC oscillator and Sub oscillator stopped</li> </ul>
Main Timer	Main Timer mode current $I_{CCTMAIN}$ with the following settings: <ul style="list-style-type: none"> <li>• <math>f_{CLKS1} = f_{CLKS2} = 4\text{MHz}</math></li> <li>• Regulator in Low Power Mode A (SMCR:LPMSS = 1)</li> <li>• Core voltage at 1.8V (VRCR:LPMA[2:0] = 110<sub>B</sub>)</li> <li>• PLL, RC oscillator and Sub oscillator stopped</li> </ul>
RC Timer 2M	RC Timer mode current $I_{CCTRCH}$ with the following settings: <ul style="list-style-type: none"> <li>• RC oscillator set to 2MHz (CKFCR:RCFS = 1)</li> <li>• <math>f_{CLKS1} = f_{CLKS2} = 2\text{MHz}</math></li> <li>• Regulator in Low Power Mode A (SMCR:LPMSS = 1)</li> <li>• Core voltage at 1.8V (VRCR:LPMA[2:0] = 110<sub>B</sub>)</li> <li>• PLL, Main oscillator and Sub oscillator stopped</li> </ul>
RC Timer 100k	RC Timer mode current $I_{CCTRCL}$ with the following settings: <ul style="list-style-type: none"> <li>• RC oscillator set to 100kHz (CKFCR:RCFS = 0)</li> <li>• <math>f_{CLKS1} = f_{CLKS2} = 100\text{kHz}</math></li> <li>• Regulator in Low Power Mode A (SMCR:LPMSS = 1)</li> <li>• Core voltage at 1.8V (VRCR:LPMA[2:0] = 110<sub>B</sub>)</li> <li>• PLL, Main oscillator and Sub oscillator stopped</li> </ul>
Sub Timer	Sub Timer mode current $I_{CCTSUB}$ with the following settings: <ul style="list-style-type: none"> <li>• <math>f_{CLKS1} = f_{CLKS2} = 32\text{kHz}</math></li> <li>• Regulator in Low Power Mode A (by hardware)</li> <li>• Core voltage at 1.8V (VRCR:LPMA[2:0] = 110<sub>B</sub>)</li> <li>• PLL, RC oscillator and Main oscillator stopped</li> </ul>