# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	12
Program Memory Size	768B (512 x 12)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	25 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f54-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.0 GENERAL DESCRIPTION

The PIC16F5X from Microchip Technology is a family of low-cost, high-performance, 8-bit, fully static, Flashbased CMOS microcontrollers. It employs a RISC architecture with only 33 single-word/single-cycle instructions. All instructions are single cycle except for program branches which take two cycles. The PIC16F5X delivers performance an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy-to-use and easyto-remember instruction set reduces development time significantly.

The PIC16F5X products are equipped with special features that reduce system cost and power requirements. The Power-on Reset (POR) and Device Reset Timer (DRT) eliminate the need for external Reset circuitry. There are four oscillator configurations to choose from, including the power-saving LP (Low Power) oscillator and cost saving RC oscillator. Power-saving Sleep mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The PIC16F5X products are supported by a full-featured macro assembler, a software simulator, a low-cost development programmer and a full featured programmer. All the tools are supported on IBM<sup>®</sup> PC and compatible machines.

#### 1.1 Applications

The PIC16F5X series fits perfectly in applications ranging from high-speed automotive and appliance motor control to low-power remote transmitters/receivers, pointing devices and telecom processors. The Flash technology makes customizing application programs codes. motor (transmitter speeds. receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make this microcontroller series perfect for applications with space limitations. Low-cost, lowpower, high performance, ease of use and I/O flexibility make the PIC16F5X series very versatile, even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of "glue" logic in larger systems, co-processor applications).

Features	PIC16F54	PIC16F57	PIC16F59	
Maximum Operation Frequency	20 MHz	20 MHz	20 MHz	
Flash Program Memory (x12 words)	512	2K	2K	
RAM Data Memory (bytes)	25	72	134	
Timer Module(s)	TMR0	TMR0	TMR0	
I/O Pins	12	20	32	
Number of Instructions	33	33	33	
Packages	18-pin DIP, SOIC; 20-pin SSOP	28-pin DIP, SOIC; 28-pin SSOP	40-pin DIP, 44-pin TQFP	

#### TABLE 1-1: PIC16F5X FAMILY OF DEVICES

**Note:** All PIC<sup>®</sup> Family devices have Power-on Reset, selectable Watchdog Timer, selectable code-protect and high I/O current capability.




FIGURE 2-1: PIC16F5X SERIES BLOCK DIAGRAM

# 4.0 OSCILLATOR CONFIGURATIONS

#### 4.1 Oscillator Types

The PIC16F5X devices can be operated in four different oscillator modes. The user can program two Configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LP: Low-power Crystal
- XT: Crystal/Resonator
- HS: High-speed Crystal/Resonator
- RC: Resistor/Capacitor

### 4.2 Crystal Oscillator/Ceramic Resonators

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 4-1). The PIC16F5X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency outside of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source drive the OSC1/CLKIN pin (Figure 4-2).

#### FIGURE 4-1: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)





FIGURE 4-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)



# TABLE 4-1:CAPACITOR SELECTION FOR<br/>CERAMIC RESONATORS

Osc Type	Resonator Freq.	Cap. Range C1	Cap. Range C2
XT	455 kHz	68-100 pF	68-100 pF
	2.0 MHz	15-33 pF	15-33 pF
	4.0 MHz	10-22 pF	10-22 pF
HS	8.0 MHz	10-22 pF	10-22 pF
	16.0 MHz	10 pF	10 pF

These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

#### TABLE 4-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Crystal Freq.	Cap.Range C1	Cap. Range C2
32 kHz <sup>(1)</sup>	15 pF	15 pF
100 kHz	15-30 pF	200-300 pF
200 kHz	15-30 pF	100-200 pF
455 kHz	15-30 pF	15-100 pF
1 MHz	15-30 pF	15-30 pF
2 MHz	15 pF	15 pF
4 MHz	15 pF	15 pF
4 MHz	15 pF	15 pF
8 MHz	15 pF	15 pF
20 MHz	15 pF	15 pF
	Freq. 32 kHz <sup>(1)</sup> 100 kHz 200 kHz 455 kHz 1 MHz 2 MHz 4 MHz 4 MHz 8 MHz	Freq.         C1           32 kHz <sup>(1)</sup> 15 pF           100 kHz         15-30 pF           200 kHz         15-30 pF           455 kHz         15-30 pF           1 MHz         15-30 pF           2 MHz         15 pF           4 MHz         15 pF           4 MHz         15 pF           8 MHz         15 pF

Note 1: For VDD > 4.5V, C1 = C2  $\approx$  30 pF is recommended.

These values are for design guidance only. Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specifications. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

2: The user should verify that the device oscillator starts and performs as expected. Adjusting the loading capacitor values and/or the Oscillator mode may be required.

Note 1: This device has been designed to perform to the parameters of its data sheet. It has been tested to an electrical specification designed to determine its conformance with these parameters. Due to process differences in the manufacture of this device, this device may have different performance characteristics than its earlier version. These differences may cause this device to perform differently in your application than the earlier version of this device.

# 6.0 I/O PORTS

As with any other register, the I/O registers can be written and read under program control. However, read instructions (e.g., MOVF PORTB, W) always read the I/O pins independent of the pin's Input/Output modes. On Reset, all I/O ports are defined as input (inputs are at high-impedance), since the I/O control registers (TRISA, TRISB, TRISC, TRISD and TRISE) are all set.

#### 6.1 PORTA

PORTA is a 4-bit I/O register. Only the low order 4 bits are used (PORTA<3:0>). The high order 4 bits (PORTA<7:4>) are unimplemented and read as '0's.

#### 6.2 PORTB

PORTB is an 8-bit I/O register (PORTB<7:0>).

#### 6.3 PORTC

PORTC is an 8-bit I/O register (PORTC<7:0>) for the PIC16F57 and PIC16F59.

PORTC is a General Purpose Register for the PIC16F54.

#### 6.4 PORTD

PORTD is an 8-bit I/O register (PORTD<7:0>) for the PIC16F59.

PORTD is a General Purpose Register for the PIC16F54 and PIC16F57.

#### 6.5 PORTE

PORTE is an 4-bit I/O register for the PIC16F59. Only the high order 4 bits are used (PORTE<7:4>). The low order 4 bits (PORTE<3:0>) are unimplemented and read as '0's.

PORTE is a General Purpose Register for the PIC16F54 and PIC16F57.

#### 6.6 TRIS Registers

The output driver control registers are loaded with the contents of the W register by executing the TRIS f instruction. A '1' from a TRIS register bit puts the corresponding output driver in a High-Impedance (Input) mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer.

Note:	A read of the ports reads the pins, not the
	output data latches. That is, if an output
	driver on a pin is enabled and driven high,
	but the external system is holding it low, a
	read of the port will indicate that the pin is
	low.


The TRIS registers are "write-only" and are set (output drivers disabled) upon Reset.

# 6.7 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 6-1. All ports may be used for both input and output operation. For input operations, these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF PORTB, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA, TRISB, TRISC, TRISD and TRISE) must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin can be programmed individually as input or output.

FIGURE 6-1:

#### EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN



#### TABLE 6-1: SUMMARY OF PORT REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	<u>Value</u> on MCLR and WDT Reset
N/A	TRIS	I/O Con	trol Regi	sters (TI	RISA, TF	RISB, TR	ISC, TR	ISD and	TRISE)	1111 1111	1111 1111
05h	PORTA	_			_	RA3	RA2	RA1	RA0	xxxx	uuuu
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
07h	PORTC <sup>(1)</sup>	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
08h	PORTD <sup>(2)</sup>	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
09h	PORTE <sup>(2)</sup>	RE7	RE6	RE5	RE4					xxxx	uuuu

**Legend:** Shaded cells = unimplemented, read as '0', - = unimplemented, read as '0', x = unknown, u = unchanged

Note 1: File address 07h is a General Purpose Register on the PIC16F54.

2: File address 08h and 09h are General Purpose Registers on the PIC16F54 and PIC16F57.

### 6.8 I/O Programming Considerations

#### 6.8.1 BIDIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 5 of PORTB will cause all eight bits of PORTB to be read into the CPU, bit 5 to be set and the PORTB value to be written to the output latches. If another bit of PORTB is used as a bidirectional I/O pin (say bit '0'), and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the Input mode, no problem occurs. However, if bit '0' is switched into Output mode later on, the content of the data latch may now be unknown

Example 6-1 shows the effect of two sequential read-modify-write instructions (e.g.,  ${\tt BCF}, \ {\tt BSF}, \mbox{etc.})$  on an I/O port.


A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

#### EXAMPLE 6-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

;Initial PORT Settings ;PORTB<7:4> Inputs
-
;PORTB<3:0> Outputs
;PORTB<7:6> have external pull-ups and are
;not connected to other circuitry
;
; PORT latch PORT pins
;
BCF PORTB, 7 ;01pp pppp 11pp pppp
BCF PORTB, 6 ;10pp pppp 11pp pppp
MOVLW H'3F' ;
TRIS PORTB ;10pp pppp 10pp pppp
;
;Note that the user may have expected the
pin
;values to be 00pp pppp. The 2nd BCF caused
;RB7 to be latched as the pin value (High).
pin ;values to be 00pp pppp. The 2nd BCF caused

# 6.8.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (see Figure 6-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.



#### © 2007 Microchip Technology Inc.

### 8.2 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins have been stopped, for example, by execution of a SLEEP instruction. During normal operation or Sleep, a WDT Reset or Wake-up Reset generates a device Reset.

The  $\overline{\text{TO}}$  bit (STATUS<4>) will be cleared upon a Watchdog Timer Reset (Section 3.3 "STATUS Register").

The WDT can be permanently disabled by programming the Configuration bit WDTE as a '0' (Section 8.1 "Configuration Bits"). Refer to the PIC16F54 and PIC16F57 Programming Specifications to determine how to access the Configuration Word. These documents can be found on the Microchip web site at www.microchip.com.

8.2.1 WDT PERIOD

An 8-bit counter is available as a prescaler for the Timer0 module (**Section 7.2** "**Prescaler**"), or as a postscaler for the Watchdog Timer (WDT), respectively. For simplicity, this counter is being referred to as "prescaler" throughout this data sheet.

**Note:** The prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio (**Section 3.4** "**Option Register**").


The WDT has a nominal time-out period of 18 ms (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the Option register. Thus time-out, a period of a nominal 2.3 seconds, can be realized. These periods vary with temperature, VDD and part-to-part process variations (see Device Characterization).

Under worst case conditions (VDD = Min., Temperature = Max., WDT prescaler = 1:128), it may take several seconds before a WDT time-out occurs.


#### 8.2.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the prescaler, if assigned to the WDT, and prevents it from timing out and generating a device Reset.

The SLEEP instruction resets the WDT and the prescaler, if assigned to the WDT. This gives the maximum Sleep time before a WDT Wake-up Reset.



#### WATCHDOG TIMER BLOCK DIAGRAM



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	<u>Value</u> on MCLR and WDT Reset
N/A	OPTION	—		TOCS	T0SE	PSA	PS2	PS1	PS0	11 1111	11 1111

Legend: Shaded cells not used by Watchdog Timer, - = unimplemented, read as '0', u = unchanged

ADDWF	Add W	and f					
Syntax:	[ label ] A	[label] ADDWF f, d					
Operands:	$0 \le f \le 31$	l					
	$d \in [0,1]$						
Operation:	(W) + (f)	$\rightarrow$ (dest)					
Status Affected:	C, DC, Z						
Encoding:	0001	11df	ffff				
Description:	Add the contents of the W register and register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.						
Words:	1						
Cycles:	1						
Example:	ADDWF	TEMP_RE	EG, 0				
Before Instr							
W		0x17					
IEMP_ After Instru		0xC2					
W		0xD9					
TEMP_I		0xC2					

ANDWF	AND W with f					
Syntax:	[ <i>label</i> ] ANDWF f, d					
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$					
Operation:	(W) .AND. (f) $\rightarrow$ (dest)					
Status Affected:	Z					
Encoding:	0001 01df ffff					
Description:	The contents of the W register are AND'ed with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
Example:	ANDWF TEMP_REG, 1					
Before Instru W TEMP_ After Instruc W TEMP_	= 0x17 REG = 0xC2 tion = 0x17					

ANDLW	AND literal with W						
Syntax:	[ <i>label</i> ] ANDLW k						
Operands:	$0 \le k \le 2$	55					
Operation:	(W).AND	. (k) $\rightarrow$ (\	N)				
Status Affected:	Z						
Encoding:	1110	kkkk	kkkk				
Description:	The contents of the W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.						
Words:	1						
Cycles:	1						
Example:	ANDLW	H'5F'					
Before Instru	uction						
W =	0/0/10						
After Instruc							
W =	0x03						

BCF	Bit Clear f						
Syntax:	[label] BCF f, b						
Operands:	$0 \le f \le 31$ $0 \le b \le 7$						
Operation:	$0 \rightarrow (f{<}b{>})$						
Status Affected:	None						
Encoding:	0100 bbbf ffff						
Description:	Bit 'b' in register 'f' is cleare	ed.					
Words:	1						
Cycles:	1						
Example:	BCF FLAG_REG, 7						
Before Instru FLAG_F After Instruc	REG = 0xC7						
FLAG_F	REG = 0x47						

CALL	Subroutine Call					
Syntax:	[ <i>label</i> ] CALL k					
Operands:	$0 \le k \le 255$					
Operation:	$\begin{array}{l} (PC) + 1 \rightarrow TOS; \\ k \rightarrow PC <7:0>; \\ (Status <6:5>) \rightarrow PC <10:9>; \\ 0 \rightarrow PC <8> \end{array}$					
Status Affected:	None					
Encoding:	1001 kkkk kkkk					
Description:	Subroutine call. First, return address (PC + 1) is pushed onto the stack. The eight-bit immediate address is loaded into PC bits <7:0>. The upper bits PC<10:9> are loaded from STATUS<6:5>, PC<8> is cleared. CALL is a two-cycle instruction.					
Words:	1					
Cycles:	2					
Example:	HERE CALL THERE					
After Instruct PC =	address (HERE)					

CLRW	Clear W				
Syntax:	[ label ]	CLRW			
Operands:	None				
Operation:	$\begin{array}{l} 00h \rightarrow (V \\ 1 \rightarrow Z \end{array}$	V);			
Status Affected:	Z				
Encoding:	0000	0100	0000		
Description:	The W re	gister is o	cleared. Z	Zero bit	
	(Z) is set				
Words:	1				
Cycles:	1				
Example:	CLRW				
Before Instru	ction				
W =	0x5A				
After Instruct	ion				
W =	0x00				
Z =	1				

#### CLRF Clear f

-							
Syntax:	[ <i>label</i> ] CLRF f						
Operands:	$0 \le f \le 31$						
Operation:	$\begin{array}{l} 00h \rightarrow (f); \\ 1 \rightarrow Z \end{array}$						
Status Affected:	Z						
Encoding:	0000	011f	ffff				
Description:		ents of re and the Z	gister 'f' are bit is set.				
Words:	1						
Cycles:	1						
Example:	CLRF	FLAG_RE	IG				
Before Instru FLAG_RI After Instruct FLAG_RI Z	EG = ion	0x5A 0x00 1					

CLRWDT	Clear Watchdog Timer					
Syntax:	[label] CLRWDT					
Operands:	None					
Operation:	$\begin{array}{l} 00h \rightarrow WDT; \\ 0 \rightarrow WDT \mbox{ prescaler (if assigned);} \\ 1 \rightarrow \overline{TO;} \\ 1 \rightarrow \overline{PD} \end{array}$					
Status Affected:	TO, PD					
Encoding:	0000	0000	0100			
Description:	The CLRWDT instruction resets the WDT. It also resets the prescaler if the prescaler is assigned to the WDT and not Timer0. Status bits $\overline{TO}$ and $\overline{PD}$ are set.					
Words:	1					
Cycles:	1					
Example:	CLRWDT					
Before Instru WDT con After Instruct WDT con <u>WD</u> T pre <u>TO</u> PD	unter = tion	? 0x00 0 1 1				

# PIC16F5X

RLF	Rotate L	eft f thro.	ugh Cari	ry
Syntax:	[ label ]	RLF f,	b	
Operands:	$0 \le f \le 3^{-1}$ $d \in [0,1]$	1		
Operation:	See des	cription be	elow	
Status Affected:	С			
Encoding:	0011	01df	ffff	
Description:	rotated of the Carry is '0', the register.	ents of re ne bit to t / Flag (ST e result is If 'd' is '1'	he left the ATUS<0: placed in , the resu	rough >). If 'd' the W
	stored ba		ister 'f'.	٦.
			ister 'f'. ister 'f'	]•
Words:				]•
Words: Cycles:	C			]•
	C 1			]•
Cycles:	C 1 1 RLF iction = 1: = 0 tion = 1:	<ul> <li>✓ reg</li> </ul>	ister 'f'	]€

RRF	Rotate F	light f th	rough Ca	irry
Syntax:	[ label ]	RRF f,	d	
Operands:	$0 \le f \le 3^{2}$ $d \in [0,1]$	1		
Operation:	See des	cription b	elow	
Status Affected:	С			
Encoding:	0011	00df	ffff	
	rotated o the Carry is '0', the	ne bit to t / Flag (ST e result is If 'd' is '1'	egister 'f' a the right t TATUS<0: placed in , the resu	hrough >). If 'd' the W
		·	ister f.	]→
Words:		·		<b>}</b>
Words: Cycles:	C	·		<b>]</b> ►
	C 1	·		<b>]</b> ►

Sleep	Go into Standby Mode					
Syntax:	[ label ]	Sleep				
Operands:	None					
Operation:	$\begin{array}{l} 00h \rightarrow WDT; \\ 0 \rightarrow WDT \mbox{ prescaler}; \mbox{ if assigned} \\ 1 \rightarrow \overline{TO}; \\ 0 \rightarrow \overline{PD} \end{array}$					
Status Affected:	TO, PD					
Encoding:	0000	0000	0011			
Description:	power-do cleared. prescale The proc mode wit	own Statu The WDT r are clea cessor is p th the osc				
Words:	1					
Cycles:	1					
Example:	SLEEP					

#### 10.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

#### 10.12 PICkit 2 Development Programmer

The PICkit<sup>™</sup> 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC<sup>™</sup> Lite C compiler, and is designed to help get up to speed quickly using PIC<sup>®</sup> microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

### 10.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart<sup>®</sup> battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.


# 11.0 ELECTRICAL SPECIFICATIONS FOR PIC16F54/57

#### Absolute Maximum Ratings<sup>(†)</sup>

Ambient Temperature under bias	40°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on VDD with respect to Vss	
Voltage on MCLR with respect to Vss <sup>(1)</sup>	0V to +13.5V
Voltage on all other pins with respect to Vss	0.6V to (VDD + 0.6V)
Total power dissipation <sup>(2)</sup>	
Max. current out of Vss pin	
Max. current into Vod pin	100 mA
Max. current into an input pin (T0CKI only)	±500 μA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	<u>+</u> 20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)	±20 mA
Max. output current sunk by any I/O pin	
Max. output current sourced by any I/O pin	
Max. output current sourced by a single I/O port (PORTA, B or C)	50 mA
Max. output current sunk by a single I/O port (PORTA, B or C)	50 mA
Note 4. Maltered entities below Mag at the MOLD give induction and an	

- **Note 1:** Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50 to 100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.
  - 2: Power Dissipation is calculated as follows: Pdis = VDD x {IDD  $\Sigma$  IOH} +  $\Sigma$  {(VDD VOH) x IOH} +  $\Sigma$ (VOL x IOL)

†NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



#### 11.1 DC Characteristics: PIC16F5X (Industrial)

				Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial			
Param No.	Sym.	Characteristic/Device	Min.	Тур†	Max.	Units	Conditions
D001	Vdd	Supply Voltage	2.0	—	5.5	V	
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	_	1.5*	—	V	Device in Sleep mode
D003	Vpor	VDD Start Voltage to ensure Power-on Reset	—	Vss	—	V	See Section 5.1 "Power-on Reset (POR)" for details on Power-on Reset
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*	—	—	V/ms	See Section 5.1 "Power-on Reset (POR)" for details on Power-on Reset
D010	Idd	Supply Current <sup>(2)</sup>	•	•		•	
			_	170	350	μΑ	Fosc = 4 MHz, VDD = 2.0V, XT or RC mode <sup>(3)</sup>
			—	0.4	1.0	mA	Fosc = 10 MHz, VDD = 3.0V, HS mode
			—	1.7	5.0		FOSC = 20 MHz, VDD = 5.0V, HS mode
			—	15	22.5	μA	Fosc = 32 kHz, VDD = 2.0V, LP mode, WDT disabled
D020	IPD	Power-down Current <sup>(2)</sup>	•	•	•	•	
			—	1.0	6.0	μΑ	VDD = 2.0V, WDT enabled
			—	0.5	2.5	μΑ	VDD = 2.0V, WDT disabled

\* These parameters are characterized but not tested.

† Data in "Typ" column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature, also have an impact on the current consumption.
  - a) The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/ disabled as specified.
  - b) For standby current measurements, the conditions are the same, except that the device is in Sleep mode. The Power-down Current in Sleep mode does not depend on the oscillator type.
- 3: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in k $\Omega$ .

			Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended				
Param No.	Sym.	Characteristic/Device	Min.	Тур†	Max.	Units	Conditions
D001	Vdd	Supply Voltage	2.0	_	5.5	V	
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	_	1.5*		V	Device in Sleep mode
D003	Vpor	VDD Start Voltage to ensure Power-on Reset		Vss	—	V	See Section 5.1 "Power-on Reset (POR)" for details on Power-on Reset
D004	Svdd	VDD Rise Rate to ensure Power-on Reset	0.05*	_	_	V/ms	See Section 5.1 "Power-on Reset (POR)" for details on Power-on Reset
D010	Idd	Supply Current <sup>(2)</sup>			•		
				170	450	μA	FOSC = 4 MHz, VDD = 2.0V, XT or RC mode <sup>(3)</sup>
			—	0.4	2.0	mΑ	Fosc = 10 MHz, VDD = 3.0V, HS mode
			—	1.7	7.0	mA	Fosc = 20 MHz, VDD = 5.0V, HS mode
			—	15	40	μA	Fosc = 32 kHz, VDD = 2.0V, LP mode, WDT disabled
D020	IPD	Power-down Current <sup>(2)</sup>					
			_	1.0	15.0	μA	VDD = 2.0V, WDT enabled
			—	0.5	8.0	μA	VDD = 2.0V, WDT disabled

### 11.2 DC Characteristics: PIC16F5X (Extended)

\* These parameters are characterized but not tested.

† Data in "Typ" column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature, also have an impact on the current consumption.
  - a) The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/ disabled as specified.
  - b) For standby current measurements, the conditions are the same, except that the device is in Sleep mode. The Power-down Current in Sleep mode does not depend on the oscillator type.
- 3: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in k $\Omega$ .

#### **DC Characteristics PIC16F5X** 11.3

ARAC	TERISTICS	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
VIL	Input Low Voltage	·			-	·	
	I/O Ports	Vss	-	0.8V	V	4.5V <vdd 5.5v<="" td="" ≤=""></vdd>	
	I/O Ports	Vss	_	0.15 Vdd	V	$VDD \leq 4.5V$	
	MCLR (Schmitt Trigger)	Vss	_	0.15 Vdd	V		
	T0CKI (Schmitt Trigger)	Vss	_	0.15 Vdd	V		
		Vss		0.15 Vdd	V	RC mode <sup>(3)</sup>	
	OSC1	Vss		0.3 Vdd	V	HS mode	
		Vss	_		V	XT mode	
		Vss	_	0.3	V	LP mode	
Viн	Input High Voltage						
	I/O ports	2.0	_	Vdd	V	$4.5V < VDD \le 5.5V$	
						$VDD \leq 4.5V$	
			_			RC mode <sup>(3)</sup>	
						HS mode	
			_		-	XT mode	
			_			LP mode	
lı∟	Input Leakage Current <sup>(</sup>				-		
		_	_	+1.0	ΠΑ	VSS $\leq$ VPIN $\leq$ VDD,	
	" e perte				puri	pin at high-impedance	
	MCLR	_	_	+5.0	μА	$Vss \leq VPIN \leq VDD$	
	-		_		-	$V_{SS} \leq V_{PIN} \leq V_{DD}$	
		_	_		•	$VSS \leq VPIN \leq VDD$ ,	
				10.0	μι	XT, HS and LP modes	
Vol	Output Low Voltage	1		1		,	
		_	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V	
			_			IOL = 0.5  mA, VDD = 4.5  V IOL = 1.6  mA, VDD = 4.5  V	
	(RC mode)			0.0	v		
Vон	. ,	I		1	I	1	
		VDD - 0.7	_	_	V	Юн = -3.0 mA, VDD = 4.5V	
	OSC2/CLKOUT	VDD - 0.7			v	IOH = -1.3  mA, VDD = 4.5 V	
	Sym. VIL VIH	VIL       Input Low Voltage         I/O Ports       I/O Ports         MCLR (Schmitt Trigger)       TOCKI (Schmitt Trigger)         OSC1 (Schmitt Trigger)       OSC1 (Schmitt Trigger)         VIH       Input High Voltage         I/O ports       I/O ports         MCLR (Schmitt Trigger)       OSC1         VIH       Input High Voltage         I/O ports       MCLR (Schmitt Trigger)         OSC1 (Schmitt Trigger)       OSC1 (Schmitt Trigger)         OSC1 (Schmitt Trigger)       OSC1 (Schmitt Trigger)         OSC1 (Schmitt Trigger)       OSC1 (Schmitt Trigger)         IIL       Input Leakage Current <sup>(I)</sup> I/O ports       MCLR         TOCKI       OSC1         VOL       Output Low Voltage         I/O ports       OSC2/CLKOUT         (RC mode)       VOH         VOH       Output High Voltage <sup>(2)</sup>	ARACTERISTICS       Operating Temp         Sym.       Characteristic       Min.         VIL       Input Low Voltage       Viss         I/O Ports       Vss         I/O Ports       Vss         MCLR (Schmitt Trigger)       Vss         OSC1 (Schmitt Trigger)       Vss         OSC1 (Schmitt Trigger)       Vss         VIH       Input High Voltage         I/O ports       2.0         I/O ports       0.25 VDD + 0.8         I/O ports       0.25 VDD + 0.8         MCLR (Schmitt Trigger)       0.85 VDD         OSC1 (Schmitt Trigger)       0.85 VDD         OSC1 (Schmitt Trigger)       0.85 VDD         OSC1 (Schmitt Trigger)       0.7 VDD         IIL       Input Leakage Current <sup>(1, 2)</sup> I/O ports       —         OSC1       —         VOL       Output Low Voltage         I/O ports       —         OSC2/CLKOUT       —         OSC2/CLKOUT       —         VOH       Output High Voltage <sup>(2)</sup> VOH       O	ARACTERISTICS         Operating Temperature           Sym.         Characteristic         Min.         Typ†           VIL         Input Low Voltage         VSS            I/O Ports         VSS          VSS            I/O Ports         VSS          VSS            MCLR (Schmitt Trigger)         VSS              OSC1 (Schmitt Trigger)         VSS </td <td>ARACTERISTICSOperating Temperature <math>-40^{\circ}C</math>: <math>-40^{\circ}C</math>:Sym.CharacteristicMin.Typ†Max.VILInput Low VoltageVSS0.8VI/O PortsVSS0.15 VDDI/O PortsVSS0.15 VDDMCLR (Schmitt Trigger)VSS0.15 VDDOSC1 (Schmitt Trigger)VSS0.3 VDDVIHInput High VoltageVSS0.3VIHInput High Voltage0.25 VDD + 0.8VDDI/O ports0.85 VDDVDDOSC1 (Schmitt Trigger)0.85 VDDVDDIILInput Leakage Current<sup>(1, 2)</sup>VDDIILInput Leakage Current<sup>(1, 2)</sup>±5.0VOLOutput Low Voltage±5.0VOLOutput Low VoltageI/O ports0.6OSC2/CLKOUT0.6VOHOutput High Voltage<sup>(2)</sup>VDD -0.7</td> <td>ARACTERISTICS         Operating Temperature         <math>-40^{\circ}C \le TA \le -40^{\circ}C \le -40^{\circ}C</math></td>	ARACTERISTICSOperating Temperature $-40^{\circ}C$ : $-40^{\circ}C$ :Sym.CharacteristicMin.Typ†Max.VILInput Low VoltageVSS0.8VI/O PortsVSS0.15 VDDI/O PortsVSS0.15 VDDMCLR (Schmitt Trigger)VSS0.15 VDDOSC1 (Schmitt Trigger)VSS0.3 VDDVIHInput High VoltageVSS0.3VIHInput High Voltage0.25 VDD + 0.8VDDI/O ports0.85 VDDVDDOSC1 (Schmitt Trigger)0.85 VDDVDDIILInput Leakage Current <sup>(1, 2)</sup> VDDIILInput Leakage Current <sup>(1, 2)</sup> ±5.0VOLOutput Low Voltage±5.0VOLOutput Low VoltageI/O ports0.6OSC2/CLKOUT0.6VOHOutput High Voltage <sup>(2)</sup> VDD -0.7	ARACTERISTICS         Operating Temperature $-40^{\circ}C \le TA \le -40^{\circ}C \le -40^{\circ}C$	

† Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.


The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The Note 1: specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

2: Negative current is defined as coming out of the pin.


3: For the RC mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16F5X be driven with external clock in RC mode.

# 12.0 PACKAGING INFORMATION

### 12.1 Package Marketing Information



\* Standard PIC device marking consists of Microchip part number, year code, week code, and traceability code. For PIC device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.



For the most current package drawings, please see the Microchip Packaging Specification located at

#### 20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		20	
Pitch	е		0.65 BSC	
Overall Height	А	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1		1.25 REF	
Lead Thickness	С	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	-	0.38

#### Notes:

Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

# Α

Absolute Maximum Ratings	
PIC1654/57	
PIC1659	
ADDWF	
ALU	7
ANDLW	
ANDWF	
Applications	5
Architectural Overview	7
Assembler	
MPASM Assembler	

# В

Block Diagram	
On-Chip Reset Circuit	24
PIC16F5X Series	8
Timer0	
TMR0/WDT Prescaler	
Watchdog Timer	
Brown-Out Protection Circuit	
BSF	
BTFSC	
BTFSS	

# С

C Compilers	
MPLAB C18	54
MPLAB C30	54
CALL	19, 45
Carry (C) bit	7, 17
Clocking Scheme	
CLRF	45
CLRW	45
CLRWDT	45
Code Protection	
COMF	
Configuration Bits	
Customer Change Notification Service	
Customer Notification Service	83
Customer Support	83

# D

DC Characteristics	
Commercial	62
Extended	61
Industrial	
DECF	
DECFSZ	
Development Support	53
Device Reset Timer (DRT)	27
Digit Carry (DC) bit	7, 17
DRT	

#### Е

Electrical Specifications	
PIC16F54/57	
PIC16F59	
Errata	
External Power-On Reset Circuit	25

# F

FSR Register	20
Value on Reset (PIC16F54)	
Value on Reset (PIC16F57)	
Value on Reset (PIC16F59)	

G	
GOTO	47
Н	
High-Performance RISC CPU	. 1
1	
-	
I/O Interfacing	
I/O Ports	
I/O Programming Considerations	
ID Locations	
INCF	
INCFSZ	
INDF Register	20
Value on Reset	
Indirect Data Addressing	20
Instruction Cycle	
Instruction Flow/Pipelining	12
Instruction Set Summary	
Internet Address	83
IORLW	48
IORWF	48
L	
Loading of PC	19
М	
MCLR Reset	
Register values on	24
Memory Map	
PIC16F54	13
PIC16F57/59	13
Memory Organization	13
Microchip Internet Web Site	83
MOVF	48
MOVLW	48
MOVWF	49
MPLAB ASM30 Assembler, Linker, Librarian	54
MPLAB ICD 2 In-Circuit Debugger	55
MPLAB ICE 2000 High-Performance Universal	
In-Circuit Emulator	
MPLAB Integrated Development Environment Software	53
MPLAB PM3 Device Programmer	55
MPLAB REAL ICE In-Circuit Emulator System	55
MPLINK Object Linker/MPLIB Object Librarian	54
NI CONTRACTOR OF C	
N	
NOP	49
0	
•	
Option	
Option Register	
Value on Reset	24
Oscillator Configurations	21
Oscillator Types	
HS	21
LP	21
RC	21
XT	
_	21
D	21
Р	21
PA0 bit	
-	17
PA0 bit	17 17
PA0 bit PA1 bit	17 17 19 19

# **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	n: Name	
	Company	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appli	ication (optional):	
Wou	ld you like a reply?YN	
Devi	ce: PIC16F5X	Literature Number: DS41213D
Ques	stions:	
1. V	What are the best features of this do	ocument?
_		
_		
2. H	How does this document meet your	hardware and software development needs?
_		
_		
3. E	Do you find the organization of this o	document easy to follow? If not, why?
_		
4		in this lower decision the structure and subject?
4. V	what additions to the document do y	you think would enhance the structure and subject?
-		
5. V	What deletions from the document c	ould be made without affecting the overall usefulness?
0		
_		
6. I	Is there any incorrect or misleading information (what and where)?	
_		
7. H	How would you improve this docume	ent?
_		
_		