# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	12
Program Memory Size	768B (512 x 12)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	25 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f54t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

1.0	General Description	5
2.0	Architectural Overview	7
3.0	Memory Organization	. 13
4.0	Oscillator Configurations	. 21
5.0	Reset	. 23
6.0	I/O Ports	. 29
7.0	Timer0 Module and TMR0 Register	. 33
8.0	Special Features of the CPU	. 37
9.0	Instruction Set Summary	. 41
10.0	Development Support	. 53
11.0	Electrical Specifications for PIC16F54/57	. 57
11.0	Electrical Specifications for PIC16F59 (continued)	. 58
12.0	Packaging Information	. 69
The N	licrochip Web Site	. 83
Custo	mer Change Notification Service	. 83
Custo	mer Support	. 83
Read	er Response	. 84
Produ	ct Identification System	. 85

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:



FIGURE 2-1: PIC16F5X SERIES BLOCK DIAGRAM

# 3.2 Data Memory Organization

Data memory is composed of registers or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers (SFR) and General Purpose Registers (GPR).

The Special Function Registers include the TMR0 register, the Program Counter (PC), the STATUS register, the I/O registers (ports) and the File Select Register (FSR). In addition, Special Purpose Registers are used to control the I/O port configuration and prescaler options.

The General Purpose Registers are used for data and control information under command of the instructions.

For the PIC16F54, the register file is composed of 7 Special Function Registers and 25 General Purpose Registers (Figure 3-3).

For the PIC16F57, the register file is composed of 8 Special Function Registers, 8 General Purpose Registers and 64 additional General Purpose Registers that may be addressed using a banking scheme (Figure 3-4).

For the PIC16F59, the register file is composed of 10 Special Function Registers, 6 General Purpose Registers and 128 additional General Purpose Registers that may be addressed using a banking scheme (Figure 3-5).

#### 3.2.1 GENERAL PURPOSE REGISTER FILE

The register file is accessed either directly or indirectly through the File Select Register (FSR). The FSR register is described in **Section 3.7 "Indirect Data Addressing; INDF and FSR Registers"**.

FIGURE 3-3:	PIC16F54 REGISTER FILE MAP
File Address	



### FIGURE 3-4: PIC16F57 REGISTER FILE MAP



# 7.0 TIMER0 MODULE AND TMR0 REGISTER

The Timer0 module has the following features:

- 8-bit Timer/Counter register, TMR0
  - Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
  - Edge select for external clock

Figure 7-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing the T0CS bit (OPTION<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The incrementing edge is determined by the source edge select bit T0SE (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in **Section 7.1** "Using Timer0 with an External Clock".

Note: The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both.

The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. **Section 7.2 "Prescaler**" details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 7-1.



PC (Program	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
Counter)	( PC - 1	PC	( PC + 1 )	PC + 2	PC + 3	PC + 4	PC + 5	PC + 6
Instruction Fetch		MOVWF TMR0	MOVF TMR0,W					
								1 1
Timer0	Τ0 χ	Τ0 + 1 χ	Τ0 + 2 χ	NTO X	NTO X	ΝΤΟ Χ	NT0 + 1 X	NT0 + 2
Instruction Executed			Write TMR0 executed	Read TMR0 reads NT0	Read TMR0 reads NT0	Read TMR0 reads NT0	Read TMR0 reads NT0 + 1	Read TMR0 reads NT0 + 2

© 2007 Microchip Technology Inc.

#### FIGURE 8-1: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING<sup>™</sup> CONNECTION



# 9.0 INSTRUCTION SET SUMMARY

Each PIC16F5X instruction is a 12-bit word divided into an opcode, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The PIC16F5X instruction set summary in Table 9-2 groups the instructions into byteoriented, bit-oriented, and literal and control operations. Table 9-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator is used to specify which one of the 32 file registers in that bank is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8- or 9-bit constant or literal value.

TABLE 9-1:	OPCODE FIELD
	DESCRIPTIONS

Field	Description
i ieiu	
f	Register file address (0x00 to 0x1F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1)
	The assembler will generate code with
	x = 0. It is the recommended form of use
	for compatibility with all Microchip
	software tools.
d	Destination select;
	d = 0 (store result in W)
	d = 1 (store result in file register 'f')
	Default is d = 1
label	Label name
TOS	Top-of-Stack
PC	Program Counter
WDT	Watchdog Timer Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination, either the W register or the
	specified register file location
[ ]	Options
( )	Contents
$\rightarrow$	Assigned to
< >	Register bit field
E	In the set of
italics	User defined term

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time would be 1  $\mu$ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time would be 2  $\mu$ s.

Figure 9-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

### FIGURE 9-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations						
<u>11 6 5</u>	4 0					
OPCODE d	f (FILE #)					
d = 0 for destination V d = 1 for destination f f = 5-bit file register a	d = 0 for destination W d = 1 for destination f f = 5-bit file register address					
Bit-oriented file register op	erations					
11 8 7	<b>5 4</b> 0					
OPCODE b (E	IT #) f (FILE #)					
<ul> <li>b = 3-bit bit address</li> <li>f = 5-bit file register address</li> <li>Literal and control operations (except GOTO)</li> </ul>						
<u>11 8</u>	7 0					
OPCODE	k (literal)					
k = 8-bit immediate value						
Literal and control operations - GOTO instruction						
<u>11 9</u>	8 0					
OPCODE k (literal)						
k = 9-bit immediate value						

CALL	Subroutine Call			
Syntax:	[ <i>label</i> ] CALL k			
Operands:	$0 \le k \le 255$			
Operation:	$\begin{array}{l} (PC) + 1 \rightarrow TOS; \\ k \rightarrow PC < 7:0 >; \\ (Status < 6:5 >) \rightarrow PC < 10:9 >; \\ 0 \rightarrow PC < 8 > \end{array}$			
Status Affected:	None			
Encoding:	1001 kkkk kkkk			
Description.	address (PC + 1) is pushed onto the stack. The eight-bit immediate address is loaded into PC bits <7:0>. The upper bits PC<10:9> are loaded from STATUS<6:5>, PC<8> is cleared. CALL is a two-cycle instruction.			
Words:	1			
Cycles:	2			
Example:	HERE CALL THERE			
Before Instru PC = After Instruct PC = TOS =	ction address (HERE) ion address (THERE) address (HERE + 1)			

CLRW	Clear W			
Syntax:	[ label ]	CLRW		
Operands:	None			
Operation:	$\begin{array}{c} 00h \rightarrow (V \\ 1 \rightarrow Z \end{array}$	V);		
Status Affected:	Z			
Encoding:	0000	0100	0000	
Description:	The W re (Z) is set	egister is o	cleared. Z	Zero bit
Words:	1			
Cycles:	1			
<u>Example</u> :	CLRW			
Before Instru	ction			
W =	0x5A			
After Instruct	ion			
W =	0x00			
Z =	1			

#### CLRF Clear f

Syntax:	[label]	CLRF f	
Operands:	$0 \le f \le 3^2$	1	
Operation:	$\begin{array}{l} 00h \rightarrow (f \\ 1 \rightarrow Z \end{array}$	);	
Status Affected:	Z		
Encoding:	0000	011f	ffff
Description:	The cont cleared a	ents of re and the Z	gister 'f' are bit is set.
Words:	1		
Cycles:	1		
Example:	CLRF	FLAG_RE	IG
Before Instruction $FLAG_REG = 0x5A$ After Instruction $FLAG_REG = 0x00$ Z = 1			

CLRWDT	Clear Watchdog Timer			
Syntax:	[label] CLRWDT			
Operands:	None			
Operation:	$\begin{array}{l} 00h \rightarrow WDT; \\ 0 \rightarrow WDT \mbox{ prescaler (if assigned);} \\ 1 \rightarrow \overline{TO}; \\ 1 \rightarrow \overline{PD} \end{array}$			
Status Affected:	TO, PD			
Encoding:	0000 0000 0100			
	WDT. It also resets the prescaler if the prescaler is assigned to the WDT and not Timer0. Status bits $\overline{TO}$ and $\overline{PD}$ are set.			
Words:	1			
Cycles:	1			
Example:	CLRWDT			
Before Instruction WDT counter = ? After Instruction WDT counter = $0x00$ WDT prescaler = $0$ TO = $1$ PD = $1$				

# PIC16F5X

IORLW	Inclusive OR literal with W							
Syntax:	[ label ]	IORLW	k					
Operands:	$0 \le k \le 2$	55						
Operation:	(W) .OR. (k) $\rightarrow$ (W)							
Status Affected:	Z							
Encoding:	1101	kkkk	kkkk					
Description: The contents of the W register an OR'ed with the eight-bit literal 'k'. The result is placed in the W register.								
Words:	1							
Cycles:	1							
Example:	IORLW	0x35						
Before Instru W = After Instruct W =	iction 0x9A ion 0xBF							
Z =	0							

IORWF	Inclusive OR W with f							
Syntax:	[ labe	/]	IORWF	f, d				
Operands:	0 ≤ f ≤ d ∈ [0	≤ 31 ),1]						
Operation:	(W).OR. (f) $\rightarrow$ (dest)							
Status Affected:	Z							
Encoding:	000	1	00df	ffff				
Description.	register 'f'. If 'd' is 'o', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.							
Words:	1							
Cycles:	1							
Example:	IORW	F		RESULT,	0			
Before Instru RESULT	ction =	0x <sup>-</sup>	13					
After Instruct	ion –	07.	51					
RESULT	=	0x <sup>-</sup>	13					
W	=	0x9	93					
Z	=	0						

MOVF	Move f						
Syntax:	[ <i>label</i> ] MOVF f, d						
Operands:	$0 \le f \le 31$ $d \in [0,1]$						
Operation:	$(f) \rightarrow (dest)$						
Status Affected:	Z						
Encoding:	0010 00df ffff						
Description:	The contents of register 'f' is moved to destination 'd'. If 'd' is '0', destination is the W register. If 'd' is '1', the destination is file register 'f'. 'd' is '1' is useful to test a file register since Status flag Z is affected.						
Words:	1						
Cycles:	1						
Example:	MOVF FSR, 0						
After Instruction W = value in FSR register							

MOVLW	Move Literal to W							
Syntax:	[ label ]	MOVLW	k					
Operands:	$0 \le k \le 2$	55						
Operation:	$k \to (W)$							
Status Affected:	None							
Encoding:	1100	kkkk	kkkk					
Description:	The eight-bit literal 'k' is loaded into the W register.							
Words:	1							
Cycles:	1							
Example:	MOVLW	0x5A						
After Instruction W = 0x5A								

SUBWF	Subtract W from f								
Syntax:	[ <i>label</i> ] SUBWF f, d								
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$								
Operation:	$(f) - (W) \rightarrow (dest)$								
Status Affected:	C, DC, Z								
Encoding:	0000 10df ffff								
Description:	Subtract (2's complement method) the W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.								
Words:	1								
Cycles:	1								
Example 1:	SUBW	F	REG1	, 1					
Before Instru REG1 W C After Instruct REG1 W C	ction = = ion = = _	3 2 ? 1 2 1	· rev	sult is positive					
Example 2:	_	•	, 10						
Before Instru	ction								
REG1	=	2							
W	=	2							
C After leastruch	=	?							
Alter Instruct	-	Δ							
W	_	2							
C	_	1	: re	sult is zero					
Example 3:			,						
Before Inst	tructior	n							
REG1	=	1							
W	=	2							
С	=	?							
After Instruct	ion								
REG1	=	UXI	-⊢						
vv C	=	2		sult is pogetive					
0	=	U	, ie	suit is negative					

SWAPF	Swap Nibbles in f						
Syntax:	[label] SWAPF f, d						
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$						
Operation:	$(f<3:0>) \rightarrow (dest<7:4>);$ $(f<7:4>) \rightarrow (dest<3:0>)$						
Status Affected:	None						
Encoding:	0011 10df ffff						
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W register. If 'd' is '1', the result is placed in register 'f'						
Words:	1						
Cycles:	1						
Example:	SWAPF REG1, 0						
After Instructi REG1 W	= 0xA5 ion = 0xA5 = 0x5A						
TRIS	Load TRIS Register						
Syntax:	[ <i>label</i> ] TRIS f						
Operands:	f = 5, 6, 7, 8 or 9						
Operation:	$(W) \rightarrow TRIS$ register f						
Status Affected:	None						
Encoding:	0000 0000 0fff						
Description:	TRIS register 'f' (f = 5, 6 or 7) is loaded with the contents of the W register.						
Words:	1						
Cycles:	1						
Example:	TRIS PORTB						
Before Instruc	ction						
W Aftor Instruct	= UXA5						
TRISB	= 0xA5						

# 10.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

# 10.12 PICkit 2 Development Programmer

The PICkit<sup>™</sup> 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC<sup>™</sup> Lite C compiler, and is designed to help get up to speed quickly using PIC<sup>®</sup> microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

# 10.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart<sup>®</sup> battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

# 11.1 DC Characteristics: PIC16F5X (Industrial)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial				
Param No.	Sym.	Characteristic/Device	Min.	Тур†	Max.	Units	Conditions
D001	Vdd	Supply Voltage	2.0	—	5.5	V	
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	—	1.5*	_	V	Device in Sleep mode
D003	Vpor	VDD Start Voltage to ensure Power-on Reset	_	Vss	_	V	See Section 5.1 "Power-on Reset (POR)" for details on Power-on Reset
D004	Svdd	VDD Rise Rate to ensure Power-on Reset	0.05*	-	-	V/ms	See Section 5.1 "Power-on Reset (POR)" for details on Power-on Reset
D010	Idd	Supply Current <sup>(2)</sup>					
			_	170	350	μA	Fosc = 4 MHz, VDD = 2.0V, XT or RC mode <sup>(3)</sup>
			-	0.4	1.0	mA	Fosc = 10 MHz, VDD = 3.0V, HS mode
			-	1.7	5.0	mA	Fosc = 20 MHz, VDD = 5.0V, HS mode
			_	15	22.5	μΑ	FOSC = 32 KHZ, VDD = 2.0V, LP mode, WDT disabled
D020	IPD	Power-down Current <sup>(2)</sup>		I	I		
			-	1.0	6.0	μA	VDD = 2.0V, WDT enabled
			—	0.5	2.5	μA	VDD = 2.0V, WDT disabled

\* These parameters are characterized but not tested.

† Data in "Typ" column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature, also have an impact on the current consumption.
  - a) The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/ disabled as specified.
  - b) For standby current measurements, the conditions are the same, except that the device is in Sleep mode. The Power-down Current in Sleep mode does not depend on the oscillator type.
- 3: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in k $\Omega$ .



#### FIGURE 11-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING -- PIC16F5X

#### TABLE 11-3: RESET, WATCHDOG TIMER AND DEVICE RESET TIMER – PIC16F5X

AC CHARACTERISTICS		Standard Operating Conditions (unless otherwise specifiedOperating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param No.	Sym.	Characteristic	Min. Typ† Max. Units Conditions				Conditions
30	TMCL	MCLR Pulse Width (low)	2000*	—	—	ns	Vdd = 5.0V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9.0* 9.0*	18* 18*	30* 40*	ms	VDD = 5.0V (industrial) VDD = 5.0V (extended)
32	Tdrt	Device Reset Timer Period	9.0* 9.0*	18* 18*	30* 40*	ms	VDD = 5.0V (industrial) VDD = 5.0V (extended)
34	Tioz	I/O high-impedance from MCLR	100*	300*	2000*	ns	

\* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# 12.0 PACKAGING INFORMATION

# 12.1 Package Marketing Information



\* Standard PIC device marking consists of Microchip part number, year code, week code, and traceability code. For PIC device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.



28-Lead SOIC

# 18-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		18		
Pitch	е		1.27 BSC		
Overall Height	А	_	_	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	11.55 BSC			
Chamfer (optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.20 – 0.33			
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-051B



For the most current package drawings, please see the Microchip Packaging Specification located at

## 20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		20	
Pitch	е		0.65 BSC	
Overall Height	A	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1		1.25 REF	
Lead Thickness	С	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	-	0.38

#### Notes:

Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B



For the most current package drawings, please see the Microchip Packaging Specification located at

### 28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

	Units	MILLIMETERS		
Dimensi	on Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	А	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	9.90	10.20	10.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	С	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	-	0.38

Note:

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

# 40-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES		
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	Ν		40	
Pitch	е		.100 BSC	
Top to Seating Plane	А	-	-	.250
Molded Package Thickness	A2	.125	-	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	Е	.590	-	.625
Molded Package Width	E1	.485	-	.580
Overall Length	D	1.980	-	2.095
Tip to Seating Plane	L	.115	-	.200
Lead Thickness	С	.008	-	.015
Upper Lead Width	b1	.030	-	.070
Lower Lead Width	b	.014	-	.023
Overall Row Spacing §	eB	-	-	.700

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B

# **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	n: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Application (optional):		
Would you like a reply?YN		
Devi	ce: PIC16F5X	Literature Number: DS41213D
Questions:		
1. What are the best features of this document?		
_		
_		
2. How does this document meet your hardware and software development needs?		
_		
_		
3. E	3. Do you find the organization of this document easy to follow? If not, why?	
_		
4		in this lower dependent the structure and subject?
4. V	what additions to the document do y	you think would enhance the structure and subject?
-		
5. What deletions from the document could be made without affecting the overall usefulness		could be made without affecting the overall usefulness?
0		
_		
6. I	Is there any incorrect or misleading information (what and where)?	
_		
7. How would you improve this document?		
_		
_		