



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	20
Program Memory Size	3KB (2K x 12)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	72 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f57-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name	Function	Input Type	Output Type	Description				
RA0	RA0	TTL	CMOS	Bidirectional I/O pin				
RA1	RA1	TTL	CMOS	Bidirectional I/O pin				
RA2	RA2	TTL	CMOS	Bidirectional I/O pin				
RA3	RA3	TTL	CMOS	Bidirectional I/O pin				
RB0	RB0	TTL	CMOS	Bidirectional I/O pin				
RB1	RB1	TTL	CMOS	Bidirectional I/O pin				
RB2	RB2	TTL	CMOS	Bidirectional I/O pin				
RB3	RB3	TTL	CMOS	Bidirectional I/O pin				
RB4	RB4	TTL	CMOS	Bidirectional I/O pin				
RB5	RB5	TTL	CMOS	Bidirectional I/O pin				
RB6/ICSPCLK	RB6	TTL	CMOS	Bidirectional I/O pin				
	ICSPCLK	ST		Serial programming clock				
RB7/ICSPDAT	RB7	TTL	CMOS	Bidirectional I/O pin				
	ICSPDAT	ST	CMOS	Serial programming I/O				
RC0	RC0	TTL	CMOS	Bidirectional I/O pin				
RC1	RC1	TTL	CMOS	Bidirectional I/O pin				
RC2	RC2	TTL	CMOS	Bidirectional I/O pin				
RC3	RC3	TTL	CMOS	Bidirectional I/O pin				
RC4	RC4	TTL	CMOS	Bidirectional I/O pin				
RC5	RC5	TTL	CMOS	Bidirectional I/O pin				
RC6	RC6	TTL	CMOS	Bidirectional I/O pin				
RC7	RC7	TTL	CMOS	Bidirectional I/O pin				
TOCKI	TOCKI	ST	—	Clock input to Timer0. Must be tied to Vss or VDD, if not in use, to reduce current consumption.				
MCLR/Vpp	MCLR	ST	_	Active-low Reset to device. Voltage on the MCLR/VPP pin must not exceed VDD to avoid unintended entering of Programming mode.				
	Vpp	ΗV	_	Programming voltage input				
OSC1/CLKIN	OSC1	XTAL	—	Oscillator crystal input				
	CLKIN	ST	—	External clock source input				
OSC2/CLKOUT	OSC2		XTAL	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.				
	CLKOUT	—	CMOS	In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1.				
Vdd	Vdd	Power	—	Positive supply for logic and I/O pins				
Vss	Vss	Power	_	Ground reference for logic and I/O pins				
N/C	N/C	_	_	Unused, do not connect				
	put utput chmitt Trigge	r input	— =	input/outputCMOS = CMOS outputNot UsedXTAL = Crystal input/outputTTL inputHV = High Voltage				

TABLE 2-2: PIC16F57 PINOUT DESCRIPTION

RA0 RA1 RA2 RA3 RB0 RB1 RB2 RB3 RB4 RB5 RB6 CSPCLK RB7 CSPDAT	Type TTL TTL	Type CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS	Bidirectional I/O pin Bidirectional I/O pin			
RA1 RA2 RA3 RB0 RB1 RB2 RB3 RB4 RB5 RB6 CSPCLK RB7	TTL	CMOS CMOS CMOS CMOS CMOS CMOS CMOS	Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin			
RA3 RB0 RB1 RB2 RB3 RB4 RB5 RB6 CSPCLK RB7	TTL TTL TTL TTL TTL TTL TTL	CMOS CMOS CMOS CMOS CMOS CMOS CMOS	Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin			
RA3 RB0 RB1 RB2 RB3 RB4 RB5 RB6 CSPCLK RB7	TTL TTL TTL TTL TTL TTL TTL	CMOS CMOS CMOS CMOS CMOS CMOS	Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin			
RB0 RB1 RB2 RB3 RB4 RB5 RB6 CSPCLK RB7	TTL TTL TTL TTL TTL TTL	CMOS CMOS CMOS CMOS CMOS	Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin			
RB1 RB2 RB3 RB4 RB5 RB6 CSPCLK RB7	TTL TTL TTL TTL TTL	CMOS CMOS CMOS CMOS	Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin			
RB2 RB3 RB4 RB5 RB6 CSPCLK RB7	TTL TTL TTL TTL	CMOS CMOS CMOS	Bidirectional I/O pin Bidirectional I/O pin			
RB3 RB4 RB5 RB6 CSPCLK RB7	TTL TTL TTL	CMOS CMOS	Bidirectional I/O pin			
RB4 RB5 RB6 CSPCLK RB7	TTL TTL	CMOS				
RB5 RB6 CSPCLK RB7	TTL					
RB6 CSPCLK RB7			Bidirectional I/O pin			
CSPCLK RB7		CMOS	Bidirectional I/O pin			
RB7	ST		Serial programming clock			
	TTL	CMOS	Bidirectional I/O pin			
COFDAI	ST	CMOS	Serial programming I/O			
RC0	TTL	CMOS	Bidirectional I/O pin			
RC1	TTL	CMOS	Bidirectional I/O pin			
RC2	TTL	CMOS	Bidirectional I/O pin			
RC3	TTL	CMOS	Bidirectional I/O pin			
RC4	TTL	CMOS	Bidirectional I/O pin			
RC4 RC5	TTL	CMOS	Bidirectional I/O pin			
RC6		CMOS	Bidirectional I/O pin			
RC7		CMOS	Bidirectional I/O pin			
RD0		CMOS	Bidirectional I/O pin			
RD1	TTL	CMOS	Bidirectional I/O pin			
RD2	TTL	CMOS	Bidirectional I/O pin			
RD3	TTL	CMOS	Bidirectional I/O pin			
RD4		CMOS	Bidirectional I/O pin			
RD5	TTL	CMOS	Bidirectional I/O pin			
RD6	TTL	CMOS	Bidirectional I/O pin			
RD7	TTL	CMOS	Bidirectional I/O pin			
RE4	TTL	CMOS	Bidirectional I/O pin			
RE5	TTL	CMOS	Bidirectional I/O pin			
RE6	TTL	CMOS	Bidirectional I/O pin			
RE7	TTL	CMOS	Bidirectional I/O pin			
TOCKI	ST		Clock input to Timer0. Must be tied to VSS or VDD, if not in use, to reduc current consumption.			
MCLR	ST	—	Active-low Reset to device. Voltage on the MCLR/VPP pin must not exceed VDD to avoid unintended entering of Programming mode.			
Vpp	ΗV	-	Programming voltage input			
OSC1	XTAL	_	Oscillator crystal input			
CLKIN	ST		External clock source input			
OSC2	_	XTAL				
CLKOUT	_	CMOS	In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency o OSC1.			
VDD	Power	_	Positive supply for logic and I/O pins			
Vss	Power	_	Ground reference for logic and I/O pins			
	•	I/O =	input/output CMOS = CMOS output			
t			Not Used XTAL = Crystal input/output			
	DSC1 SLKIN DSC2 KOUT VDD VSS	DSC1 XTAL SLKIN ST DSC2 — KOUT — VDD Power	DSC1 XTAL — SLKIN ST — DSC2 — XTAL KOUT — CMOS VDD Power — VSS Power — I/O = — =			

TABLE 2-3: PIC16F59 PINOUT DESCRIPTION

2.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the Program Counter (PC) is incremented every Q1 and the instruction is fetched from program memory and latched into the instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 2-2 and Example 2-1.

2.2 Instruction Flow/Pipelining

An instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the Program Counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 2-1).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the instruction register in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 2-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 2-1: INSTRUCTION PIPELINE FLOW



3.2 Data Memory Organization

Data memory is composed of registers or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers (SFR) and General Purpose Registers (GPR).

The Special Function Registers include the TMR0 register, the Program Counter (PC), the STATUS register, the I/O registers (ports) and the File Select Register (FSR). In addition, Special Purpose Registers are used to control the I/O port configuration and prescaler options.

The General Purpose Registers are used for data and control information under command of the instructions.

For the PIC16F54, the register file is composed of 7 Special Function Registers and 25 General Purpose Registers (Figure 3-3).

For the PIC16F57, the register file is composed of 8 Special Function Registers, 8 General Purpose Registers and 64 additional General Purpose Registers that may be addressed using a banking scheme (Figure 3-4).

For the PIC16F59, the register file is composed of 10 Special Function Registers, 6 General Purpose Registers and 128 additional General Purpose Registers that may be addressed using a banking scheme (Figure 3-5).

3.2.1 GENERAL PURPOSE REGISTER FILE

The register file is accessed either directly or indirectly through the File Select Register (FSR). The FSR register is described in **Section 3.7 "Indirect Data Addressing; INDF and FSR Registers"**.

FIGURE 3-3:	PIC16F54 REGISTER FILE MAP
File Address	






FIGURE 3-4: PIC16F57 REGISTER FILE MAP





3.3 **STATUS Register**

This register contains the arithmetic status of the ALU, the Reset status and the page preselect bits for program memories larger than 512 words.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

Therefore, it is recommended that only BCF, BSF, MOVWF and SWAPF instructions be used to alter the STATUS register because these instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions which do affect Status bits, see Section 9.0 "Instruction Set Summary".

REGISTER 3-1: STATUS REGISTER (ADDRESS: 03h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x			
	PA2	PA1	PA0	TO	PD	Z	DC	С			
	bit 7							bit 0			
bit 7	PA2 : Reserved, do not use Use of the PA2 bit as a general purpose read/write bit is not recommended, since this may affect upward compatibility with future products.										
bit 6-5	<pre>PA<1:0>: Program Page Preselect bits (PIC16F57/PIC16F59) 00 = Page 0 (000h-1FFh) 01 = Page 1 (200h-3FFh) 10 = Page 2 (400h-5FFh) 11 = Page 3 (600h-7FFh) Each page is 512 words. Using the PA<1:0> bits as general purpose read/write bits in devices which do not use them for program page preselect is not recommended. This may affect upward compatibility with future products.</pre>										
bit 4		ut bit wer-up, CLRM time-out occu		on or SLEEP	instruction						
bit 3		Down bit wer-up or by ution of the S									
bit 2		ult of an arith ult of an arith									
bit 1	 0 = The result of an arithmetic or logic operation is not zero DC: Digit Carry/Borrow bit (for ADDWF and SUBWF instructions) ADDWF 1 = A carry to the 4th low order bit of the result occurred 0 = A carry from the 4th low order bit of the result did not occur SUBWF 1 = A borrow to the 4th low order bit of the result did not occur 0 = A borrow to the 4th low order bit of the result did not occur 0 = A borrow to the 4th low order bit of the result did not occur 										
bit 0	1 = A carry	rrow bit (for A occurred did not occur	<u>SUBWI</u> 1 = A b		occur Lo	ons) <u>RF or RLF</u> paded with LSb	or MSb, resp	ectively			
	Legend:										
	R = Readab	ole bit	W = W	/ritable bit	U = Un	implemented bi	t, read as '0'				
	- n = Value a	at POR	'1' = B	it is set	'0' = Bit	t is cleared	x = Bit is un	known			

4.3 External Crystal Oscillator Circuit

Either a pre-packaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Pre-packaged oscillators provide a wide operating range and better stability. A well designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance or one with series resonance.

Figure 4-3 shows an implementation example of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180° phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

FIGURE 4-3:

RESONANT CRYSTAL OSCILLATOR CIRCUIT (USING XT, HS OR LP OSCILLATOR MODE)

EXTERNAL PARALLEL





Figure 4-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverters perform a 360° phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.



4.4 RC Oscillator


For applications where precise timing is not a requirement, the RC oscillator option is available. The operation and functionality of the RC oscillator is dependent upon a number of variables. The RC oscillator frequency is a function of:

- · Supply voltage
- Resistor (REXT) and capacitor (CEXT) values
- Operating temperature.

The oscillator frequency will vary from unit to unit due to normal process parameter variation. The difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to account for the tolerance of the external R and C components. Figure 4-5 shows how the R/C combination is connected.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin and can be used for test purposes or to synchronize other logic.





5.0 RESET

The PIC16F5X devices may be reset in one of the following ways:

- Power-on Reset (POR)
- MCLR Reset (normal operation)
- MCLR Wake-up Reset (from Sleep)
- WDT Reset (normal operation)
- WDT Wake-up Reset (from Sleep)

Table 5-1 shows these Reset conditions for the PCL and STATUS registers.

Some registers are not affected in any Reset condition. Their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on Power-on Reset (POR), MCLR or WDT Reset. A MCLR or WDT wake-up from Sleep also results in a device Reset and not a continuation of operation before Sleep. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits (STATUS <4:3>) are set or cleared depending on the different Reset conditions (Table 5-1). These bits may be used to determine the nature of the Reset.

Table 5-3 lists a full description of Reset states of all registers. Figure 5-1 shows a simplified block diagram of the on-chip Reset circuit.

TABLE 5-1:STATUS BITS AND THEIR SIGNIFICANCE

Condition	то	PD
Power-on Reset	1	1
MCLR Reset (normal operation)	u	u
MCLR Wake-up (from Sleep)	1	0
WDT Reset (normal operation)	0	1
WDT Wake-up (from Sleep)	0	0

Legend: u = unchanged, x = unknown, — = unimplemented read as '0'.

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH RESET

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	<u>Value</u> on MCLR and WDT Reset
03h	STATUS	PA2	PA1	PA0	TO	PD	Z	DC	С	0001 1xxx	000q quuu

Legend: u = unchanged, x = unknown, q = see Table 5-1 for possible values.

7.1 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

7.1.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock is the Timer0 input. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-4). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

7.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 7-4 shows the delay from the external clock edge to the timer incrementing.





7.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer (WDT), respectively (Section 8.2.1 "WDT Period"). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a Reset, the prescaler contains all '0's.

9.0 INSTRUCTION SET SUMMARY

Each PIC16F5X instruction is a 12-bit word divided into an opcode, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The PIC16F5X instruction set summary in Table 9-2 groups the instructions into byteoriented, bit-oriented, and literal and control operations. Table 9-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator is used to specify which one of the 32 file registers in that bank is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8- or 9-bit constant or literal value.

TABLE 9-1:	OPCODE FIELD
	DESCRIPTIONS

DESCRIPTIONS						
Field	Description					
f	Register file address (0x00 to 0x1F)					
W	Working register (accumulator)					
b	Bit address within an 8-bit file register					
k	Literal field, constant data or label					
x	Don't care location (= 0 or 1)					
	The assembler will generate code with					
	x = 0. It is the recommended form of use					
	for compatibility with all Microchip					
	software tools.					
d	Destination select;					
	d = 0 (store result in W)					
	d = 1 (store result in file register 'f')					
	Default is d = 1					
label	Label name					
TOS	Top-of-Stack					
PC	Program Counter					
WDT	Watchdog Timer Counter					
TO	Time-out bit					
PD	Power-down bit					
dest	Destination, either the W register or the					
	specified register file location					
[]	Options					
()	Contents					
\rightarrow	Assigned to					
< >	Register bit field					
∈	In the set of					
italics	User defined term					

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time would be 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time would be 2 μ s.

Figure 9-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

FIGURE 9-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations								
11 6 5 4 0								
OPCODE d f (FILE #)								
d = 0 for destination W d = 1 for destination f f = 5-bit file register address								
Bit-oriented file register operations								
<u>11 8754 0</u>								
OPCODE b (BIT #) f (FILE #)								
 b = 3-bit bit address f = 5-bit file register address Literal and control operations (except GOTO) 								
11 8 7 0								
OPCODE k (literal)								
k = 8-bit immediate value								
Literal and control operations - GOTO instruction								
<u>11 98 0</u>								
OPCODE k (literal)								
k = 9-bit immediate value								

TABLE 9-2:	INSTRUCTION SET	SUMMARY
-------------------	-----------------	---------

Mnemonic,		Description	Cycles	12-1	Bit Opc	ode	Status	Notes
Opera	nds	Description	Cycles	MSb		LSb	Affected	Notes
ADDWF	f, d	Add W and f	1	0001	11df	ffff	C,DC,Z	1, 2, 4
ANDWF	f, d	AND W with f	1	0001	01df	ffff	Z	2, 4
CLRF	f	Clear f	1	0000	011f	ffff	Z	4
CLRW	—	Clear W	1	0000	0100	0000	Z	
COMF	f, d	Complement f	1	0010	01df	ffff	Z	
DECF	f, d	Decrement f	1	0000	11df	ffff	Z	2, 4
DECFSZ	f, d	Decrement f, Skip if 0	1 ⁽²⁾	0010	11df	ffff	None	2, 4
INCF	f, d	Increment f	1	0010	10df	ffff	Z	2, 4
INCFSZ	f, d	Increment f, Skip if 0	1 ⁽²⁾	0011	11df	ffff	None	2, 4
IORWF	f, d	Inclusive OR W with f	1	0001	00df	ffff	Z	2, 4
MOVF	f, d	Move f	1	0010	00df	ffff	Z	2, 4
MOVWF	f	Move W to f	1	0000	001f	ffff	None	1, 4
NOP	_	No Operation	1	0000	0000	0000	None	
RLF	f, d	Rotate left f through Carry	1	0011	01df	ffff	С	2, 4
RRF	f, d	Rotate right f through Carry	1	0011	00df	ffff	С	2,4
SUBWF	f, d	Subtract W from f	1	0000	10df	ffff	C,DC,Z	1, 2, 4
SWAPF	f, d	Swap f	1	0011	10df	ffff	None	2, 4
XORWF	f, d	Exclusive OR W with f	1	0001	10df	ffff	Z	2, 4
BIT-ORIEN	TED FIL	E REGISTER OPERATIONS	-	-				-
BCF	f, b	Bit Clear f	1	0100	bbbf	ffff	None	2, 4
BSF	f, b	Bit Set f	1	0101	bbbf	ffff	None	2, 4
BTFSC	f, b	Bit Test f, Skip if Clear	1 ⁽²⁾	0110	bbbf	ffff	None	
BTFSS	f, b	Bit Test f, Skip if Set	1 ⁽²⁾	0111	bbbf	ffff	None	
LITERAL A		ITROL OPERATIONS	-	-				
ANDLW	k	AND literal with W	1	1110	kkkk	kkkk	Z	
CALL	k	Subroutine Call	2	1001	kkkk	kkkk	None	1
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0100	TO, PD	
GOTO	k	Unconditional branch	2	101k	kkkk	kkkk	None	
IORLW	k	Inclusive OR Literal with W	1	1101	kkkk	kkkk	Z	
MOVLW	k	Move Literal to W	1	1100	kkkk	kkkk	None	
OPTION	—	Load OPTION register	1	0000	0000	0010	None	
RETLW	k	Return, place Literal in W	2	1000	kkkk	kkkk	None	
SLEEP	—	Go into Standby mode	1	0000	0000	0011	TO, PD	
TRIS	f	Load TRIS register	1	0000	0000	Offf	None	3
XORLW	k	Exclusive OR Literal to W	1	1111	kkkk	kkkk	Z	
Note 1:	The 9th h	it of the program counter will be forced to a '0	' hy any i	nstructio	on that y	writes to	the PC ex	cont for

Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for GOTO (see Section 3.5 "Program Counter" for more on program counter).

2: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

3: The instruction TRIS f, where f = 5, 6 or 7 causes the contents of the W register to be written to the tri-state latches of PORTA, B or C, respectively. A '1' forces the pin to a high-impedance state and disables the output buffers.

4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

PIC16F5X

BSF	Bit Set f						
Syntax:	[label]	BSF f, b)				
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	$1 \rightarrow (f < b)$	>)					
Status Affected:	None						
Encoding:	0101	ffff					
Description:	Bit 'b' in register 'f' is set.						
Words:	1						
Cycles:	1						
Example:	BSF	FLAG_RE	EG, 7				
Before Instruction FLAG_REG = 0x0A After Instruction FLAG_REG = 0x8A							

BTFSC	Bit Test f, Skip if Clear					
Syntax:	[label] BTFSC f, b					
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	skip if $(f < b >) = 0$					
Status Affected:	None					
Encoding:	0110 bbbf ffff					
Description:	If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruc- tion fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction.					
Words:	1					
Cycles:	1(2)					
<u>Example</u> :	HERE BTFSC FLAG,1 FALSE GOTO PROCESS_CODE TRUE • •					
Before Instru PC After Instruc if FLAG PC	<pre>= address (HERE) tion <1> = 0, = address (TRUE);</pre>					
if FLAG PC	<1> = 1, = address(FALSE)					

BTFSS	Bit Test	f, Skip if	Set			
Syntax:	[label]	[<i>label</i>] BTFSS f, b				
Operands:		$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b < 7 \end{array}$				
Operation:	skip if (f<	:b>) = 1				
Status Affected:	None					
Encoding:	0111	bbbf	ffff			
Description:	next insti If bit 'b' is tion fetch instructio and a NC	If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruc- tion fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction.				
Words:	1					
Cycles:	1(2)					
<u>Example</u> :	HERE FALSE TRUE	BTFSS GOTO •	FLAG,1 PROCESS_CODE			
Before Inst	ruction					
PC	=	addres	SS (HERE)			
After Instru If FLAG PC if FLAG	<1> =	0, addres 1,	SS (FALSE);			
PC	=	addres	SS (TRUE)			

GOTO	Unconditional Branch					
Syntax:	[label]	GOTO	k			
Operands:	$0 \le k \le 5$	11				
Operation:	$k \rightarrow PC < STATUS$,	PC<10:9>			
Status Affected:	None					
Encoding:	101k	kkkk	kkkk			
Description:	GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two- cycle instruction.					
Words:	1					
Cycles:	2					
Example:	GOTO TH	IERE				
After Instruct PC =	ion address	G (THER	E)			

INCF	Increment f
Syntax:	[<i>label</i>] INCF f, d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (dest)
Status Affected:	Z
Encoding:	0010 10df ffff
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example:	INCF CNT, 1
Before Instru CNT Z After Instruct CNT Z	= 0xFF = 0

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f, d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0
Status Affected:	None
Encoding:	0011 11df ffff
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '0', then the next instruction, which is already fetched, is discarded and a NOP is executed instead making it a two-cycle instruction.
Words:	1
Cycles:	1(2)
<u>Example</u> :	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • •
Before Instruct PC After Instructi CNT if CNT PC if CNT PC	= address (HERE)

SUBWF	Subtract W from f						
Syntax:	[<i>label</i>] SUBWF f, d						
Operands:	$0 \le f \le 31$						
	d ∈ [0,1]						
Operation:	(f) – (W) \rightarrow (dest)						
Status Affected:	C, DC, Z						
Encoding:	0000 10df ffff						
Description:	Subtract (2's complement method) the W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.						
Words:	1						
Cycles:	1						
Example 1:	SUBWF REG1, 1						
Before Instru REG1 W C After Instruct REG1 W C <u>Example 2</u> : Before Instru REG1 W C After Instruct REG1 W C Example 3:	action = 3 = 2 = ? tion = 1 = 2 = 1 ; result is positive action = 2 = ? tion = 2 = ? tion = 0 = 2 = 1 ; result is zero						
Before Ins REG1 W C After Instruct REG1 W C	= 1 = 2 = ?						

SWAPF	Swap Nibbles in f			
Syntax:	[label] SWAPF f, d			
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$			
Operation:	$(f<3:0>) \rightarrow (dest<7:4>);$ $(f<7:4>) \rightarrow (dest<3:0>)$			
Status Affected:	None			
Encoding:	0011 10df ffff			
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W register. If 'd' is '1', the result is placed in register 'f'.			
Words:	1			
Cycles:	1			
Example:	SWAPF REG1, 0			
After Instruct REG1 W	ion = 0xA5 = 0x5A			
TRIS	Load TRIS Register			
Syntax:	[<i>label</i>] TRIS f			
Operands:	f = 5, 6, 7, 8 or 9			
Operation:	(W) \rightarrow TRIS register f			
Status Affected:	None			
Encoding:	0000 0000 0fff			
Description:	TRIS register 'f' ($f = 5, 6 \text{ or } 7$) is loaded with the contents of the W register.			
Words:	1			
Cycles:	1			
Example:	TRIS PORTB			
Before Instruction W = 0xA5 After Instruction TRISB = 0xA5				

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param No.	Sym.	Characteristic/Device	Min.	Тур†	Max.	Units	Conditions
D001	Vdd	Supply Voltage	2.0	_	5.5	V	
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	_	1.5*		V	Device in Sleep mode
D003	Vpor	VDD Start Voltage to ensure Power-on Reset		Vss	—	V	See Section 5.1 "Power-on Reset (POR)" for details on Power-on Reset
D004	Svdd	VDD Rise Rate to ensure Power-on Reset	0.05*	_	_	V/ms	See Section 5.1 "Power-on Reset (POR)" for details on Power-on Reset
D010	Idd	Supply Current ⁽²⁾					
				170	450	μA	FOSC = 4 MHz, VDD = 2.0V, XT or RC mode ⁽³⁾
			—	0.4	2.0	mΑ	Fosc = 10 MHz, VDD = 3.0V, HS mode
			—	1.7	7.0	mA	Fosc = 20 MHz, VDD = 5.0V, HS mode
			—	15	40	μA	Fosc = 32 kHz, VDD = 2.0V, LP mode, WDT disabled
D020	IPD	Power-down Current ⁽²⁾					
			_	1.0	15.0	μA	VDD = 2.0V, WDT enabled
			—	0.5	8.0	μA	VDD = 2.0V, WDT disabled

11.2 DC Characteristics: PIC16F5X (Extended)

* These parameters are characterized but not tested.


† Data in "Typ" column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.


- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature, also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/ disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in Sleep mode. The Power-down Current in Sleep mode does not depend on the oscillator type.
- 3: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in k Ω .

12.0 PACKAGING INFORMATION

12.1 Package Marketing Information




* Standard PIC device marking consists of Microchip part number, year code, week code, and traceability code. For PIC device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.



28-Lead SOIC

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensio	Dimension Limits		NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	Е	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	_	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

PIC16F5X

PD bit	17, 23
PICSTART Plus Development Programmer	-
Pinout Description - PIC16F54	
Pinout Description - PIC16F57	
Pinout Description - PIC16F59	11
PORTA	29
Value on Reset	24
PORTB	29
Value on Reset	24
PORTC	29
Value on Reset	24
PORTD	
Value on Reset	24
PORTE	
Value on Reset	24
Power-down Mode	39
Power-on Reset (POR)	
Register values on	24
Prescaler	35
Program Counter	
Program Memory Organization	
Program Verification/Code Protection	39

Q

Q cycles	2
----------	---

R

RC Oscillator	
Reader Response	
Read-Modify-Write	
Register File Map	
PIC16F54	14
PIC16F57	14
PIC16F59	
Registers	
Special Function	
Value on Reset	
Reset	
Reset on Brown-out	
RETLW	
RLF	
RRF	

S

Sleep	. 37, 39, 50
Software Simulator (MPLAB SIM)	54
Special Features of the CPU	
Special Function Registers	16
Stack	20
STATUS Register	7, 17
Value on Reset	24
SUBWF	51
SWAPF	51

т

Timer0	
Switching Prescaler Assignment	36
Timer0 (TMR0) Module	33
TMR0 register - Value on Reset	24
TMR0 with External Clock	35
Timing Diagrams and Specifications	
	63
Timing Parameter Symbology and Load Conditions	
	63
TO bit	17, 23
TRIS	51
TRIS Registers	29
Value on Reset	24
w	
W Register	

W Register	
Value on Reset	24
Wake-up from Sleep	23, 39
Watchdog Timer (WDT)	37, 38
Period	
Programming Considerations	38
Register Values on Reset	24
WWW Address	83
WWW, On-Line Support	3

Х

XORLW	52
XORWF	52
7	
L	

Zero (Z) bit	7,	17

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	n: Name	
	Company	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appli	ication (optional):	
Wou	ld you like a reply?YN	
Devi	ce: PIC16F5X	Literature Number: DS41213D
Ques	stions:	
1. V	What are the best features of this do	ocument?
_		
_		
2. H	How does this document meet your	hardware and software development needs?
_		
_		
3. E	Do you find the organization of this o	document easy to follow? If not, why?
_		
-		in this lower decision the structure and subject?
4. V	what additions to the document do y	you think would enhance the structure and subject?
-		
5. V	What deletions from the document c	ould be made without affecting the overall usefulness?
0		
_		
6. I	s there any incorrect or misleading i	information (what and where)?
_		
7. H	How would you improve this docume	ent?
_		
_		