E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	20
Program Memory Size	3KB (2K x 12)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	72 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	· .
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	28-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f57-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RA0 RA1 RA2 RA3 RB0 RB1 RB2 RB3 RB4 RB5 RB6 CSPCLK RB7 CSPDAT	Type TTL TTL	Type CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS	Bidirectional I/O pin Bidirectional I/O pin
RA1 RA2 RA3 RB0 RB1 RB2 RB3 RB4 RB5 RB6 CSPCLK RB7	TTL	CMOS CMOS CMOS CMOS CMOS CMOS CMOS	Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin
RA3 RB0 RB1 RB2 RB3 RB4 RB5 RB6 CSPCLK RB7	TTL TTL TTL TTL TTL TTL TTL	CMOS CMOS CMOS CMOS CMOS CMOS CMOS	Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin
RA3 RB0 RB1 RB2 RB3 RB4 RB5 RB6 CSPCLK RB7	TTL TTL TTL TTL TTL TTL TTL	CMOS CMOS CMOS CMOS CMOS CMOS	Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin
RB0 RB1 RB2 RB3 RB4 RB5 RB6 CSPCLK RB7	TTL TTL TTL TTL TTL TTL	CMOS CMOS CMOS CMOS CMOS	Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin
RB1 RB2 RB3 RB4 RB5 RB6 CSPCLK RB7	TTL TTL TTL TTL TTL	CMOS CMOS CMOS CMOS	Bidirectional I/O pin Bidirectional I/O pin Bidirectional I/O pin
RB2 RB3 RB4 RB5 RB6 CSPCLK RB7	TTL TTL TTL TTL	CMOS CMOS CMOS	Bidirectional I/O pin Bidirectional I/O pin
RB3 RB4 RB5 RB6 CSPCLK RB7	TTL TTL TTL	CMOS CMOS	Bidirectional I/O pin
RB4 RB5 RB6 CSPCLK RB7	TTL TTL	CMOS	
RB5 RB6 CSPCLK RB7	TTL		
RB6 CSPCLK RB7			Bidirectional I/O pin
CSPCLK RB7		CMOS	Bidirectional I/O pin
RB7	ST		Serial programming clock
	TTL	CMOS	Bidirectional I/O pin
COFDAI	ST	CMOS	Serial programming I/O
RC0	TTL	CMOS	Bidirectional I/O pin
RC1	TTL	CMOS	Bidirectional I/O pin
RC2	TTL	CMOS	Bidirectional I/O pin
RC3	TTL	CMOS	Bidirectional I/O pin
RC4	TTL	CMOS	Bidirectional I/O pin
RC4 RC5	TTL	CMOS	Bidirectional I/O pin
RC6		CMOS	Bidirectional I/O pin
RC7		CMOS	Bidirectional I/O pin
RD0		CMOS	Bidirectional I/O pin
RD1	TTL	CMOS	Bidirectional I/O pin
RD2	TTL	CMOS	Bidirectional I/O pin
RD3	TTL	CMOS	Bidirectional I/O pin
RD4		CMOS	Bidirectional I/O pin
RD5	TTL	CMOS	Bidirectional I/O pin
RD6	TTL	CMOS	Bidirectional I/O pin
RD7	TTL	CMOS	Bidirectional I/O pin
RE4	TTL	CMOS	Bidirectional I/O pin
RE5	TTL	CMOS	Bidirectional I/O pin
RE6	TTL	CMOS	Bidirectional I/O pin
RE7	TTL	CMOS	Bidirectional I/O pin
TOCKI	ST		Clock input to Timer0. Must be tied to VSS or VDD, if not in use, to reduc current consumption.
MCLR	ST	—	Active-low Reset to device. Voltage on the MCLR/VPP pin must not exceed VDD to avoid unintended entering of Programming mode.
Vpp	ΗV	-	Programming voltage input
OSC1	XTAL	_	Oscillator crystal input
CLKIN	ST		External clock source input
OSC2	_	XTAL	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKOUT	_	CMOS	In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency o OSC1.
VDD	Power	_	Positive supply for logic and I/O pins
Vss	Power	_	Ground reference for logic and I/O pins
	•	I/O =	input/output CMOS = CMOS output
t			Not Used XTAL = Crystal input/output
	DSC1 SLKIN DSC2 KOUT VDD VSS	DSC1 XTAL SLKIN ST DSC2 — KOUT — VDD Power	DSC1 XTAL — SLKIN ST — DSC2 — XTAL KOUT — CMOS VDD Power — VSS Power — I/O = — =

TABLE 2-3: PIC16F59 PINOUT DESCRIPTION

3.3 **STATUS Register**

This register contains the arithmetic status of the ALU, the Reset status and the page preselect bits for program memories larger than 512 words.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

Therefore, it is recommended that only BCF, BSF, MOVWF and SWAPF instructions be used to alter the STATUS register because these instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions which do affect Status bits, see Section 9.0 "Instruction Set Summary".

REGISTER 3-1: STATUS REGISTER (ADDRESS: 03h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
	PA2	PA1	PA0	TO	PD	Z	DC	С
	bit 7							bit 0
bit 7	Use of the P	ved, do not us A2 bit as a ge / with future p	neral purpos	e read/write I	oit is not rec	ommended, sin	ce this may af	fect upward
bit 6-5	PA<1:0>: Program Page Preselect bits (PIC16F57/PIC16F59) 00 = Page 0 (000h-1FFh) 01 = Page 1 (200h-3FFh) 10 = Page 2 (400h-5FFh) 11 = Page 3 (600h-7FFh) Each page is 512 words. Using the PA<1:0> bits as general purpose read/write bits in devices which d not use them for program page preselect is not recommended. This may affect upward compatibility wit future products.							
bit 4		ut bit wer-up, CLRM time-out occu		on or SLEEP	instruction			
bit 3		Down bit wer-up or by ution of the S						
bit 2		ult of an arith ult of an arith						
bit 1	ADDWF 1 = A carry 1 0 = A carry 1 SUBWF 1 = A borrow	arry/Borrow b to the 4th low from the 4th l w to the 4th lc w from the 4th	order bit of ow order bit ow order bit	the result occ of the result of the result c	curred did not occu lid not occu	ır		
bit 0	1 = A carry	rrow bit (for A occurred did not occur	<u>SUBWI</u> 1 = A b		occur Lo	ons) <u>RF or RLF</u> paded with LSb	or MSb, resp	ectively
	Legend:							
	R = Readab	ole bit	W = W	/ritable bit	U = Un	implemented bi	t, read as '0'	
	- n = Value a	at POR	'1' = B	it is set	'0' = Bit	t is cleared	x = Bit is un	known

3.5 Program Counter

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one, every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The PC Latch (PCL) is mapped to PC<7:0> (Figure 3-6 and Figure 3-7).

For the PIC16F57 and PIC16F59, a page number must be supplied as well. Bit 5 and bit 6 of the STATUS register provide page information to bit 9 and bit 10 of the PC (Figure 3-6 and Figure 3-7).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 3-6 and Figure 3-7).

Instructions where the PCL is the destination or modify PCL instructions, include <code>MOVWF PCL</code>, <code>ADDWF PCL</code>, and <code>BSF PCL</code>, <code>5</code>.

For the PIC16F57 and PIC16F59, a page number again must be supplied. Bit 5 and bit 6 of the STATUS register provide page information to bit 9 and bit 10 of the PC (Figure 3-6 and Figure 3-7).

Note:	Because PC<8> is cleared in the CALL instruction or any modified PCL instruc- tion, all subroutine calls or computed jumps are limited to the first 256 locations
	of any program memory page (512 words
	long).

FIGURE 3-6:

LOADING OF PC BRANCH INSTRUCTIONS-PIC16F54





FIGURE 3-7:

LOADING OF PC BRANCH INSTRUCTIONS-PIC16F57 AND PIC16F59



3.5.1 PAGING CONSIDERATIONS PIC16F57 AND PIC16F59

If the PC is pointing to the last address of a selected memory page, when it increments, it will cause the program to continue in the next higher page. However, the page preselect bits in the STATUS register will not be updated. Therefore, the next GOTO, CALL or MODIFY PCL instruction will send the program to the page specified by the page preselect bits (PA0 or PA<1:0>).

For example, a NOP at location 1FFh (page 0) increments the PC to 200h (page 1). A GOTO xxx at 200h will return the program to address xxh on page 0 (assuming that PA<1:0> are clear).

To prevent this, the page preselect bits must be updated under program control.

3.5.2 EFFECTS OF RESET

The PC is set upon a Reset, which means that the PC addresses the last location in the last page (i.e., the Reset vector).

The STATUS register page preselect bits are cleared upon a Reset, which means that page 0 is preselected.

Therefore, upon a Reset, a GOTO instruction at the Reset vector location will automatically cause the program to jump to page 0.

3.6 Stack

The PIC16F54 device has a 9-bit wide, two-level hardware PUSH/POP stack. The PIC16F57 and PIC16F59 devices have an 11-bit wide, two-level hardware PUSH/POP stack.

A CALL instruction will PUSH the current value of stack 1 into stack 2 and then PUSH the current program counter value, incremented by one, into stack level 1. If more than two sequential CALL's are executed, only the most recent two return addresses are stored.

A RETLW instruction will POP the contents of stack level 1 into the program counter and then copy stack level 2 contents into level 1. If more than two sequential RETLW's are executed, the stack will be filled with the address previously stored in level 2.

Note:	The W register will be loaded with the
	literal value specified in the instruction.
	This is particularly useful for the
	implementation of data look-up tables
	within the program memory.

For the RETLW instruction, the PC is loaded with the Top-of-Stack (TOS) contents. All of the devices covered in this data sheet have a two-level stack. The stack has the same bit width as the device PC, therefore, paging is not an issue when returning from a subroutine.

3.7 Indirect Data Addressing; INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR Register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 3-1: INDIRECT ADDRESSING

- Register file 08 contains the value 10h
- Register file 09 contains the value 0Ah
- Load the value 08 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 09h)
- A read of the INDF register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although Status bits may be affected).

A simple program to clear RAM locations 10h-1Fh using indirect addressing is shown in Example 3-2.

EXAMPLE 3-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

	MOVLW MOVWF	H'10' FSR	;initialize pointer ;to RAM
NEXT	CLRF	INDF	;clear INDF Register
	INCF	FSR,F	;inc pointer
	BTFSC	FSR,4	;all done?
	GOTO	NEXT	;NO, clear next
CONTINUE			
	:		;YES, continue

The FSR is either a 5-bit (PIC16F54), 7-bit (PIC16F57) or 8-bit (PIC16F59) wide register. It is used in conjunction with the INDF register to indirectly address the data memory area.

The FSR<4:0> bits are used to select data memory addresses 00h to 1Fh.

PIC16F54: This does not use banking. FSR<7:5> bits are unimplemented and read as '1's.

PIC16F57: FSR<7> bit is unimplemented and read as '1'. FSR<6:5> are the bank select bits and are used to select the bank to be addressed (00 = Bank 0, 01 = Bank 1, 10 = Bank 2, 11 = Bank 3).

PIC16F59: FSR<7:5> are the bank select bits and are used to select the bank to be addressed (000 = Bank 0, 001 = Bank 1, 010 = Bank 2,

011 = Bank 3, 100 = Bank 4, 101 = Bank 5, 110 = Bank 6, 111 = Bank 7).

Note: A CLRF FSR instruction may not result in an FSR value of 00h if there are unimplemented bits present in the FSR.

5.0 RESET

The PIC16F5X devices may be reset in one of the following ways:

- Power-on Reset (POR)
- MCLR Reset (normal operation)
- MCLR Wake-up Reset (from Sleep)
- WDT Reset (normal operation)
- WDT Wake-up Reset (from Sleep)

Table 5-1 shows these Reset conditions for the PCL and STATUS registers.

Some registers are not affected in any Reset condition. Their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on Power-on Reset (POR), MCLR or WDT Reset. A MCLR or WDT wake-up from Sleep also results in a device Reset and not a continuation of operation before Sleep. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits (STATUS <4:3>) are set or cleared depending on the different Reset conditions (Table 5-1). These bits may be used to determine the nature of the Reset.

Table 5-3 lists a full description of Reset states of all registers. Figure 5-1 shows a simplified block diagram of the on-chip Reset circuit.

TABLE 5-1:STATUS BITS AND THEIR SIGNIFICANCE

Condition	то	PD
Power-on Reset	1	1
MCLR Reset (normal operation)	u	u
MCLR Wake-up (from Sleep)	1	0
WDT Reset (normal operation)	0	1
WDT Wake-up (from Sleep)	0	0

Legend: u = unchanged, x = unknown, — = unimplemented read as '0'.

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH RESET

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	<u>Value</u> on MCLR and WDT Reset
03h	STATUS	PA2	PA1	PA0	TO	PD	Z	DC	С	0001 1xxx	000q quuu

Legend: u = unchanged, x = unknown, q = see Table 5-1 for possible values.

7.1 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

7.1.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock is the Timer0 input. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-4). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

7.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 7-4 shows the delay from the external clock edge to the timer incrementing.





7.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer (WDT), respectively (Section 8.2.1 "WDT Period"). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a Reset, the prescaler contains all '0's.

TABLE 9-2:	INSTRUCTION SET	SUMMARY
-------------------	-----------------	---------

Mnemo	onic,	Description	Cycles	12-1	Bit Opc	ode	Status	Notes
Opera	nds	Description		MSb		LSb	Affected	Notes
ADDWF	f, d	Add W and f	1	0001	11df	ffff	C,DC,Z	1, 2, 4
ANDWF	f, d	AND W with f	1	0001	01df	ffff	Z	2, 4
CLRF	f	Clear f	1	0000	011f	ffff	Z	4
CLRW	—	Clear W	1	0000	0100	0000	Z	
COMF	f, d	Complement f	1	0010	01df	ffff	Z	
DECF	f, d	Decrement f	1	0000	11df	ffff	Z	2, 4
DECFSZ	f, d	Decrement f, Skip if 0	1 ⁽²⁾	0010	11df	ffff	None	2, 4
INCF	f, d	Increment f	1	0010	10df	ffff	Z	2, 4
INCFSZ	f, d	Increment f, Skip if 0	1 ⁽²⁾	0011	11df	ffff	None	2, 4
IORWF	f, d	Inclusive OR W with f	1	0001	00df	ffff	Z	2, 4
MOVF	f, d	Move f	1	0010	00df	ffff	Z	2, 4
MOVWF	f	Move W to f	1	0000	001f	ffff	None	1, 4
NOP	_	No Operation	1	0000	0000	0000	None	
RLF	f, d	Rotate left f through Carry	1	0011	01df	ffff	С	2, 4
RRF	f, d	Rotate right f through Carry	1	0011	00df	ffff	С	2,4
SUBWF	f, d	Subtract W from f	1	0000	10df	ffff	C,DC,Z	1, 2, 4
SWAPF	f, d	Swap f	1	0011	10df	ffff	None	2, 4
XORWF	f, d	Exclusive OR W with f	1	0001	10df	ffff	Z	2, 4
BIT-ORIEN	TED FIL	E REGISTER OPERATIONS	-	-				-
BCF	f, b	Bit Clear f	1	0100	bbbf	ffff	None	2, 4
BSF	f, b	Bit Set f	1	0101	bbbf	ffff	None	2, 4
BTFSC	f, b	Bit Test f, Skip if Clear	1 ⁽²⁾	0110	bbbf	ffff	None	
BTFSS	f, b	Bit Test f, Skip if Set	1 ⁽²⁾	0111	bbbf	ffff	None	
LITERAL A		ITROL OPERATIONS	-	-				
ANDLW	k	AND literal with W	1	1110	kkkk	kkkk	Z	
CALL	k	Subroutine Call	2	1001	kkkk	kkkk	None	1
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0100	TO, PD	
GOTO	k	Unconditional branch	2	101k	kkkk	kkkk	None	
IORLW	k	Inclusive OR Literal with W	1	1101	kkkk	kkkk	Z	
MOVLW	k	Move Literal to W	1	1100	kkkk	kkkk	None	
OPTION	—	Load OPTION register	1	0000	0000	0010	None	
RETLW	k	Return, place Literal in W	2	1000	kkkk	kkkk	None	
SLEEP	—	Go into Standby mode	1	0000	0000	0011	TO, PD	
TRIS	f	Load TRIS register	1	0000	0000	Offf	None	3
XORLW	k	Exclusive OR Literal to W	1	1111	kkkk	kkkk	Z	
Note 1:	The 9th h	it of the program counter will be forced to a '0	' hy any i	nstructio	on that y	writes to	the PC ex	cont for

Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for GOTO (see Section 3.5 "Program Counter" for more on program counter).

2: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

3: The instruction TRIS f, where f = 5, 6 or 7 causes the contents of the W register to be written to the tri-state latches of PORTA, B or C, respectively. A '1' forces the pin to a high-impedance state and disables the output buffers.

4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

PIC16F5X

COMF	Complement f
Syntax:	[<i>label</i>] COMF f, d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in \ [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (\text{dest})$
Status Affected:	Z
Encoding:	0010 01df ffff
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	COMF REG1,0
Before Instru REG1 After Instruct REG1 W	= 0x13

DECF	Decrement f				
Syntax:	[<i>label</i>] DECF f, d				
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$				
Operation:	$(f) - 1 \rightarrow (dest)$				
Status Affected:	Z				
Encoding:	0000 11df ffff				
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example:	DECF CNT, 1				
Before Instru CNT Z After Instruct	= 0x01 = 0				
CNT Z	= 0x00 = 1				

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f, d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$
Operation:	$(f) - 1 \rightarrow d;$ skip if result = 0
Status Affected:	None
Encoding:	0010 11df ffff
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1'. the result is placed back in register 'f'. If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead making it a two-cycle instruction.
Words:	1
Cycles:	1(2)
Example:	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • •
Before Instru PC After Instruc	= address (HERE)
CNT if CNT PC if CNT PC	<pre>= CNT - 1; = 0, = address (CONTINUE); ≠ 0, = address (HERE+1)</pre>

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	$0 \le f \le 31$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Encoding:	0000 001f ffff
Description:	Move data from the W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVWF TEMP_REG
W After Instruct	REG = 0xFF $= 0x4F$

No Operation

NOP

Syntax:	[label]	NOP	
Operands:	None		
Operation:	No opera	ation	
Status Affected:	None		
Encoding:	0000	0000	0000
Description:	No opera	ation.	
Words:	1		
Cycles:	1		
Example:	NOP		

OPTION	Load OPTION Register	
Syntax:	[label] OPTION	
Operands:	None	
Operation:	$(W) \to OPTION$	
Status Affected:	None	
Encoding:	0000 0000 0010	
Description:	The content of the W registe loaded into the Option regist	
Words:	1	
Cycles:	1	
Example:	OPTION	
Before Instru	ction	
W	= 0x07	
After Instructi OPTION	on = 0x07	

RETLW	Return with Literal in W
Syntax:	[<i>label</i>] RETLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC
Status Affected:	None
Encoding:	1000 kkkk kkkk
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.
Words:	1
Cycles:	2
<u>Example</u> :	CALL TABLE;W contains ;table offset ;value. • ;W now has table • ;value.
TABLE	•
	ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; •
Before Instru W After Instruc W	= 0x07

PIC16F5X

RLF	Rotate Left f through Carry						
Syntax:	[label]	RLF f,	b				
Operands:		$0 \le f \le 31$ d \equiv [0,1]					
Operation:	See des	cription be	elow				
Status Affected:	С						
Encoding:	0011	01df	ffff				
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag (STATUS<0>). If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.						
	stored ba			٦.			
			ister 'f'. ister 'f']•			
Words:]•			
Words: Cycles:	C]•			
	C 1]•			
Cycles:	C 1 1 RLF iction = 1: = 0 tion = 1:	 ✓ reg 	ister 'f']€			

RRF	Rotate F	light f th	rough Ca	irry
Syntax:	[label]	RRF f,	d	
Operands:	$0 \le f \le 3^{2}$ $d \in [0,1]$	1		
Operation:	See des	cription b	elow	
Status Affected:	С			
Encoding:	0011	00df	ffff	
	rotated o the Carry is '0', the	ne bit to t / Flag (ST e result is If 'd' is '1'	egister 'f' a the right t TATUS<0: placed in , the resu	hrough >). If 'd' the W
		·	ister f.]→
Words:		·] →
Words: Cycles:	C	·] ►
	C 1	·] ≁]

Sleep	Go into Standby Mode					
Syntax:	[label]	[label] Sleep				
Operands:	None					
Operation:	$\begin{array}{l} 00h \rightarrow WDT; \\ 0 \rightarrow WDT \mbox{ prescaler}; \mbox{ if assigned} \\ 1 \rightarrow \overline{TO}; \\ 0 \rightarrow \overline{PD} \end{array}$					
Status Affected:	TO, PD					
Encoding:	0000	0000	0011			
Description:	Time-out Status bit (TO) is set. The power-down Status bit (PD) is cleared. The WDT and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped. See section on Sleep for more details.					
Words:	1					
Cycles:	1					
Example:	SLEEP					

10.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

10.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

10.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

10.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

10.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

DC CHARACTERISTICSStandard Operating Conditions (unless otherwise specific operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ for extended							
Param No.	Sym.	Characteristic/Device	Min.	Тур†	Max.	Units	Conditions
D001	Vdd	Supply Voltage	2.0	_	5.5	V	
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	_	1.5*		V	Device in Sleep mode
D003	Vpor	VDD Start Voltage to ensure Power-on Reset		Vss	—	V	See Section 5.1 "Power-on Reset (POR)" for details on Power-on Reset
D004	Svdd	VDD Rise Rate to ensure Power-on Reset	0.05*	_	_	V/ms	See Section 5.1 "Power-on Reset (POR)" for details on Power-on Reset
D010	Idd	Supply Current ⁽²⁾			•		
				170	450	μA	FOSC = 4 MHz, VDD = 2.0V, XT or RC mode ⁽³⁾
			—	0.4	2.0	mΑ	Fosc = 10 MHz, VDD = 3.0V, HS mode
			—	1.7	7.0	mA	Fosc = 20 MHz, VDD = 5.0V, HS mode
			—	15	40	μA	Fosc = 32 kHz, VDD = 2.0V, LP mode, WDT disabled
D020	IPD	Power-down Current ⁽²⁾					
			_	1.0	15.0	μA	VDD = 2.0V, WDT enabled
			—	0.5	8.0	μA	VDD = 2.0V, WDT disabled

11.2 DC Characteristics: PIC16F5X (Extended)

* These parameters are characterized but not tested.

† Data in "Typ" column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature, also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/ disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in Sleep mode. The Power-down Current in Sleep mode does not depend on the oscillator type.
- 3: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in k Ω .

11.4 Timing Parameter Symbology and Load Conditions


The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

2. TppS


2. Ip	pS	
т		
F	Frequency	T Time
Lowe	rcase letters (pp) and their meanings:	
рр		
2	to	mc MCLR
ck	CLKOUT	osc oscillator
су	cycle time	os OSC1
drt	device reset timer	t0 T0CKI
io	I/O port	wdt watchdog timer
Uppe	rcase letters and their meanings:	
S		
F	Fall	P Period
н	High	R Rise
I	Invalid (High-impedance)	V Valid
L	Low	Z High-impedance

FIGURE 11-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS – PIC16F5X



11.5 Timing Diagrams and Specifications

FIGURE 11-3: EXTERNAL CLOCK TIMING



PIC16F5X

AC CHARACTERISTICSStandard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Parameter No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
	Fosc	External CLKIN Frequency ⁽¹⁾	DC	_	4.0	MHz	XT Osc mode
			DC	—	20	MHz	HS Osc mode
			DC	—	200	kHz	LP Osc mode
		Oscillator Frequency ⁽¹⁾	DC		4.0	MHz	RC Osc mode
			0.1	—	4.0	MHz	XT Osc mode
			4.0	—	20	MHz	HS Osc mode
			5.0	—	200	kHz	LP Osc mode
1	Tosc	External CLKIN Period ⁽¹⁾	250	-		ns	XT Osc mode
			50	—	—	ns	HS Osc mode
			5.0	—	—	μs	LP Osc mode
		Oscillator Period ⁽¹⁾	250			ns	RC Osc mode
			250	—	10,000	ns	XT Osc mode
			50	—	250	ns	HS Osc mode
			5.0	_	_	μs	LP Osc mode
2	Тсү	Instruction Cycle Time ⁽²⁾	—	4/Fosc	_	—	
3	TosL, TosH	Clock in (OSC1) Low or High	50*			ns	XT oscillator
		Time	20*	—	—	ns	HS oscillator
			2.0*	—	—	μs	LP oscillator
4	TosR, TosF	Clock in (OSC1) Rise or Fall	—	—	25*	ns	XT oscillator
		Time	—	—	5*	ns	HS oscillator
			—	—	50*	ns	LP oscillator

TABLE 11-1: EXTERNAL CLOCK TIMING REQUIREMENTS


* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: Instruction cycle period (TCY) equals four times the input oscillator time base period.





Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units
10	TosH2CKL	OSC1↑ to CLKOUT↓ ⁽¹⁾	—	15	30**	ns
11	TosH2CKH	OSC1↑ to CLKOUT↑ ⁽¹⁾	—	15	30**	ns
12	ТскR	CLKOUT rise time ⁽¹⁾	—	5.0	15**	ns
13	ТскF	CLKOUT fall time ⁽¹⁾	—	5.0	15**	ns
14	TckL2I0V	CLKOUT↓ to Port out valid ⁽¹⁾	—	_	40**	ns
15	ТюV2скН	Port in valid before CLKOUT ⁽¹⁾	0.25 Tcy+30*	_		ns
16	TckH2iol	Port in hold after CLKOUT ⁽¹⁾	0*	_	_	ns
17	TosH2IoV	OSC1 [↑] (Q1 cycle) to Port out valid ⁽²⁾	—	_	100*	ns
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	—	_	ns
19	TIOV20sH	Port input valid to OSC1↑ (I/O in setup time)	TBD	_	_	ns
20	TIOR	Port output rise time ^(2, 3)	_	10	25**	ns
20	TIOR	Port output rise time ^(2, 4)	—	10	50**	ns
21	TIOF	Port output fall time ^(2, 3)	—	10	25**	ns
21	TIOF	Port output fall time ^(2, 4)	—	10	50**	ns

TABLE 11-2: CLKOUT AND I/O TIMING REQUIREMENTS – PIC16F5X

Legend: TBD = To Be Determined.

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.


2: Please refer to Figure 11-2 for load conditions.

3: PIC16F54/57 only.

4: PIC16F59 only.

18-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N	18		
Pitch	e	1.27 BSC		
Overall Height	А	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D		11.55 BSC	
Chamfer (optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1	1.40 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	с	0.20	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	_	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.


3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-051B



For the most current package drawings, please see the Microchip Packaging Specification located at

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

	Units		MILLIMETERS	3
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N	20		
Pitch	е		0.65 BSC	
Overall Height	А	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	С	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:


Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units				
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		.100 BSC		
Top to Seating Plane	А	-	-	.200	
Molded Package Thickness	A2	.120	.135	.150	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	Е	.290	.310	.335	
Molded Package Width	E1	.240	.285	.295	
Overall Length	D	1.345	1.365	1.400	
Tip to Seating Plane	L	.110	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.050	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	_	-	.430	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	n: Name	
	Company	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appli	ication (optional):	
Wou	ld you like a reply?YN	
Devi	ce: PIC16F5X	Literature Number: DS41213D
Ques	stions:	
1. V	What are the best features of this do	ocument?
_		
_		
2. H	How does this document meet your	hardware and software development needs?
_		
_		
3. E	Do you find the organization of this o	document easy to follow? If not, why?
_		
4		in this lower decision the structure and subject?
4. V	what additions to the document do y	you think would enhance the structure and subject?
-		
5. V	What deletions from the document c	ould be made without affecting the overall usefulness?
0		
_		
6. I	s there any incorrect or misleading i	information (what and where)?
_		
7. H	How would you improve this docume	ent?
_		
_		

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>x /xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	 a) PIC16F54–I/P = Industrial temp, PDIP package b) PIC16F54T–I/SSG = Industrial temp, SSOP package (Pb -free), tape and reel c) PIC16F57–E/SP6 = Extended temp, Skinny
Device	PIC16F54 – VDD range 2.0V to 5.5V PIC16F54T ⁽¹⁾ – VDD range 2.0V to 5.5V PIC16F57 – VDD range 2.0V to 5.5V PIC16F57T ⁽¹⁾ – VDD range 2.0V to 5.5V	 d) Plastic DIP package (Pb-free) d) PlC16F57T-E/SS = Extended temp, SSOP package, tape and reel e) PlC16F54-I/SOG = Industrial temp, SOIC package (Pb-free)
Temperature Range	$ \begin{array}{rcl} I &=& -40^{\circ} C \ to & +85^{\circ} C & (Industrial) \\ E &=& -40^{\circ} C \ to & +125^{\circ} C & (Extended) \end{array} $	
Package	$\begin{array}{rcl} SO & = & SOIC \\ SS & = & SSOP \\ P & = & PDIP \\ SP & = & Skinny Plastic DIP (SPDIP)^{(2)} \\ SOG & = & SOIC (Pb-free) \\ SSG & = & SOIC (Pb-free) \\ PG & = & SOIC (Pb-free) \\ SPG & = & SOIC (Pb-free) \end{array}$	Note 1: T = in tape and reel SOIC and SSOP packages only. 2: PIC16F57 only
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	

PART NO.	X Temperature	/XX Package	XXX Pattern			mples:
Device	Range	Гаскауе	Falleni		a) b)	PIC16F59–I/P = Industrial temp, PDIP package (Pb-free). PIC16F59T–I/PT = Industrial temp, TQFP package (Pb-free), tape and reel.
Device	PIC16F59 – PIC16F59T ⁽¹⁾ –	VDD range 2.0 VDD range 2.0)V to 5.5V)V to 5.5V			
Temperature Range			(Industrial) (Extended)			
Package	P = PD PT = TQ					
Pattern	QTP, SQTP, Co	de or Special	Requirements (blanl	<i>'</i>	Note	• 1: T = in tape and reel TQFP packages only.