



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	20
Program Memory Size	3KB (2K x 12)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	72 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f57t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, PS logo, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOO<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# 1.0 GENERAL DESCRIPTION

The PIC16F5X from Microchip Technology is a family of low-cost, high-performance, 8-bit, fully static, Flashbased CMOS microcontrollers. It employs a RISC architecture with only 33 single-word/single-cycle instructions. All instructions are single cycle except for program branches which take two cycles. The PIC16F5X delivers performance an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy-to-use and easyto-remember instruction set reduces development time significantly.

The PIC16F5X products are equipped with special features that reduce system cost and power requirements. The Power-on Reset (POR) and Device Reset Timer (DRT) eliminate the need for external Reset circuitry. There are four oscillator configurations to choose from, including the power-saving LP (Low Power) oscillator and cost saving RC oscillator. Power-saving Sleep mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The PIC16F5X products are supported by a full-featured macro assembler, a software simulator, a low-cost development programmer and a full featured programmer. All the tools are supported on IBM<sup>®</sup> PC and compatible machines.

# 1.1 Applications

The PIC16F5X series fits perfectly in applications ranging from high-speed automotive and appliance motor control to low-power remote transmitters/receivers, pointing devices and telecom processors. The Flash technology makes customizing application programs codes. motor (transmitter speeds. receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make this microcontroller series perfect for applications with space limitations. Low-cost, lowpower, high performance, ease of use and I/O flexibility make the PIC16F5X series very versatile, even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of "glue" logic in larger systems, co-processor applications).

Features	PIC16F54	PIC16F57	PIC16F59								
Maximum Operation Frequency	20 MHz	20 MHz	20 MHz								
Flash Program Memory (x12 words)	512	2K	2K								
RAM Data Memory (bytes)	25	72	134								
Timer Module(s)	TMR0	TMR0	TMR0								
I/O Pins	12	20	32								
Number of Instructions	33	33	33								
Packages	18-pin DIP, SOIC; 20-pin SSOP	28-pin DIP, SOIC; 28-pin SSOP	40-pin DIP, 44-pin TQFP								

### TABLE 1-1: PIC16F5X FAMILY OF DEVICES

**Note:** All PIC<sup>®</sup> Family devices have Power-on Reset, selectable Watchdog Timer, selectable code-protect and high I/O current capability.




FIGURE 2-1: PIC16F5X SERIES BLOCK DIAGRAM

Name	Function	Input Type	Output Type	Description						
RA0	RA0	TTL	CMOS	Bidirectional I/O pin						
RA1	RA1	TTL	CMOS	Bidirectional I/O pin						
RA2	RA2	TTL	CMOS	Bidirectional I/O pin						
RA3	RA3	TTL	CMOS	Bidirectional I/O pin						
RB0	RB0	TTL	CMOS	Bidirectional I/O pin						
RB1	RB1	TTL	CMOS	Bidirectional I/O pin						
RB2	RB2	TTL	CMOS	Bidirectional I/O pin						
RB3	RB3	TTL	CMOS	Bidirectional I/O pin						
RB4	RB4	TTL	CMOS	Bidirectional I/O pin						
RB5	RB5	TTL	CMOS	Bidirectional I/O pin						
RB6/ICSPCLK	RB6	TTL	CMOS	Bidirectional I/O pin						
	ICSPCLK	ST	_	Serial Programming Clock						
RB7/ICSPDAT	RB7	TTL	CMOS	Bidirectional I/O pin						
	ICSPDAT	ST	CMOS	Serial Programming I/O						
TOCKI	TOCKI	ST	—	Clock input to Timer0. Must be tied to Vss or VDD, if not in use, to reduce current consumption.						
MCLR/Vpp	MCLR	ST	—	Active-low Reset to device. Voltage on the MCLR/VPP pin mus not exceed VDD to avoid unintended entering of Programming mode.						
	Vpp	ΗV	_	Programming voltage input						
OSC1/CLKIN	OSC1	XTAL	—	Oscillator crystal input						
	CLKIN	ST	_	External clock source input						
OSC2/CLKOUT	OSC2	—	XTAL	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.						
	CLKOUT	—	CMOS	In RC mode, OSC2 pin can output CLKOUT, which has 1/4 the frequency of OSC1.						
Vdd	Vdd	Power		<ul> <li>Positive supply for logic and I/O pins</li> </ul>						
Vss	Vss	Power		Ground reference for logic and I/O pins						
O =	input output Schmitt Trig	ger input	I/O — TT	= input/outputCMOS= CMOS output= Not UsedXTAL= Crystal input/outputL= TTL inputHV= High Voltage						

TABLE 2-1: PIC16F54 PINOUT DESCRIPTION

# 3.0 MEMORY ORGANIZATION


PIC16F5X memory is organized into program memory and data memory. For the PIC16F57 and PIC16F59, which have more than 512 words of program memory, a paging scheme is used. Program memory pages are accessed using one or two STATUS register bits. For the PIC16F57 and PIC16F59, which have a data memory register file of more than 32 registers, a banking scheme is used. Data memory banks are accessed using the File Selection Register (FSR).

# 3.1 Program Memory Organization

The PIC16F54 has a 9-bit Program Counter (PC) capable of addressing a 512 x 12 program memory space (Figure 3-1). The PIC16F57 and PIC16F59 have an 11-bit Program Counter capable of addressing a 2K x 12 program memory space (Figure 3-2). Accessing a location above the physically implemented address will cause a wraparound.


A NOP at the Reset vector location will cause a restart at location 000h. The Reset vector for the PIC16F54 is at 1FFh. The Reset vector for the PIC16F57 and PIC16F59 is at 7FFh. See **Section 3.5 "Program Counter"** for additional information using CALL and GOTO instructions.





#### FIGURE 3-2:

#### PIC16F57/PIC16F59 PROGRAM MEMORY MAP AND STACK



# 3.2 Data Memory Organization

Data memory is composed of registers or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers (SFR) and General Purpose Registers (GPR).

The Special Function Registers include the TMR0 register, the Program Counter (PC), the STATUS register, the I/O registers (ports) and the File Select Register (FSR). In addition, Special Purpose Registers are used to control the I/O port configuration and prescaler options.

The General Purpose Registers are used for data and control information under command of the instructions.

For the PIC16F54, the register file is composed of 7 Special Function Registers and 25 General Purpose Registers (Figure 3-3).


For the PIC16F57, the register file is composed of 8 Special Function Registers, 8 General Purpose Registers and 64 additional General Purpose Registers that may be addressed using a banking scheme (Figure 3-4).

For the PIC16F59, the register file is composed of 10 Special Function Registers, 6 General Purpose Registers and 128 additional General Purpose Registers that may be addressed using a banking scheme (Figure 3-5).


#### 3.2.1 GENERAL PURPOSE REGISTER FILE

The register file is accessed either directly or indirectly through the File Select Register (FSR). The FSR register is described in **Section 3.7 "Indirect Data Addressing; INDF and FSR Registers"**.

FIGURE 3-3:	PIC16F54 REGISTER FILE MAP
File Address	



### FIGURE 3-4: PIC16F57 REGISTER FILE MAP



# 4.3 External Crystal Oscillator Circuit

Either a pre-packaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Pre-packaged oscillators provide a wide operating range and better stability. A well designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance or one with series resonance.

Figure 4-3 shows an implementation example of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180° phase shift that a parallel oscillator requires. The 4.7 k $\Omega$  resistor provides the negative feedback for stability. The 10 k $\Omega$  potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

#### FIGURE 4-3:

RESONANT CRYSTAL OSCILLATOR CIRCUIT (USING XT, HS OR LP OSCILLATOR MODE)

EXTERNAL PARALLEL





Figure 4-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverters perform a 360° phase shift in a series resonant oscillator circuit. The 330 k $\Omega$  resistors provide the negative feedback to bias the inverters in their linear region.



# 4.4 RC Oscillator


For applications where precise timing is not a requirement, the RC oscillator option is available. The operation and functionality of the RC oscillator is dependent upon a number of variables. The RC oscillator frequency is a function of:

- · Supply voltage
- Resistor (REXT) and capacitor (CEXT) values
- Operating temperature.

The oscillator frequency will vary from unit to unit due to normal process parameter variation. The difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to account for the tolerance of the external R and C components. Figure 4-5 shows how the R/C combination is connected.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin and can be used for test purposes or to synchronize other logic.





# 5.0 RESET

The PIC16F5X devices may be reset in one of the following ways:

- Power-on Reset (POR)
- MCLR Reset (normal operation)
- MCLR Wake-up Reset (from Sleep)
- WDT Reset (normal operation)
- WDT Wake-up Reset (from Sleep)

Table 5-1 shows these Reset conditions for the PCL and STATUS registers.

Some registers are not affected in any Reset condition. Their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on Power-on Reset (POR), MCLR or WDT Reset. A MCLR or WDT wake-up from Sleep also results in a device Reset and not a continuation of operation before Sleep. The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits (STATUS <4:3>) are set or cleared depending on the different Reset conditions (Table 5-1). These bits may be used to determine the nature of the Reset.

Table 5-3 lists a full description of Reset states of all registers. Figure 5-1 shows a simplified block diagram of the on-chip Reset circuit.

#### TABLE 5-1:STATUS BITS AND THEIR SIGNIFICANCE

Condition	то	PD
Power-on Reset	1	1
MCLR Reset (normal operation)	u	u
MCLR Wake-up (from Sleep)	1	0
WDT Reset (normal operation)	0	1
WDT Wake-up (from Sleep)	0	0

**Legend:** u = unchanged, x = unknown, — = unimplemented read as '0'.

#### TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH RESET

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	<u>Value</u> on MCLR and WDT Reset
03h	STATUS	PA2	PA1	PA0	TO	PD	Z	DC	С	0001 1xxx	000q quuu

**Legend:** u = unchanged, x = unknown, q = see Table 5-1 for possible values.

NOTES:

# 6.8 I/O Programming Considerations

### 6.8.1 BIDIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 5 of PORTB will cause all eight bits of PORTB to be read into the CPU, bit 5 to be set and the PORTB value to be written to the output latches. If another bit of PORTB is used as a bidirectional I/O pin (say bit '0'), and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the Input mode, no problem occurs. However, if bit '0' is switched into Output mode later on, the content of the data latch may now be unknown

Example 6-1 shows the effect of two sequential read-modify-write instructions (e.g.,  ${\tt BCF}, \ {\tt BSF}, \mbox{etc.})$  on an I/O port.


A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

#### EXAMPLE 6-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

;Initial PORT Settings ;PORTB<7:4> Inputs
-
;PORTB<3:0> Outputs
;PORTB<7:6> have external pull-ups and are
;not connected to other circuitry
;
; PORT latch PORT pins
;
BCF PORTB, 7 ;01pp pppp 11pp pppp
BCF PORTB, 6 ;10pp pppp 11pp pppp
MOVLW H'3F' ;
TRIS PORTB ;10pp pppp 10pp pppp
;
;Note that the user may have expected the
pin
;values to be 00pp pppp. The 2nd BCF caused
;RB7 to be latched as the pin value (High).
pin ;values to be 00pp pppp. The 2nd BCF caused

# 6.8.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (see Figure 6-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.



### © 2007 Microchip Technology Inc.

# 8.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits that deal with the needs of realtime applications. The PIC16F5X family of microcontrollers have a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide powersaving operating modes and offer code protection. These features are:

- Oscillator Selection
- Reset
- Power-on Reset
- Device Reset Timer
- Watchdog Timer (WDT)
- Sleep
- Code protection
- User ID locations
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)

The PIC16F5X family has a Watchdog Timer which can be shut off only through Configuration bit WDTE. It runs off of its own RC oscillator for added reliability. There is an 18 ms delay provided by the Device Reset Timer (DRT), intended to keep the chip in Reset until the crystal oscillator is stable. With this timer on-chip, most applications need no external Reset circuitry.

#### REGISTER 8-1: CONFIGURATION WORD FOR PIC16F5X

					-		-		-		
—	—	—	—	—				CP	WDTE	FOSC1	FOSC0
bit 11											bit 0
bit 11-4:	Unimpleme	ented:	Read as ':	1'							
bit 3:	CP: Code F	Protection	on bit.								
	1 = Code p										
	0 = Code p										
bit 2:	WDTE: Wa	-		able bit							
	1 = WDTe										
	0 = WDT d		-		••						
bit 1-0:	FOSC1:FO		scillator S	selection t	oits						
	00 = LP os 01 = XT os										
	10 = HS os										
	11 = RC os	cillator									
	Note 1:	Refer t	o the PIC1	6F54, PIC	C16F57 ar	nd PIC16F	59 Progra	mming Sp	ecificatior	ns to deter	mine how
			ess the Co nicrochip.c	•	n Word. T	hese docu	iments ca	n be found	d on the M	icrochip w	eb site at
	Legend:										
	R = Readat	ole bit	V	V = Writab	ole bit	U =	Unimpler	nented bit	, read as '	0'	
	-n = Value a	at POR	٢.	1' = bit is s	set	'O' =	= bit is clea	ared	x = bi	t is unknov	wn

The Sleep mode is designed to offer a very low-current Power-down mode. The user can wake-up from Sleep through external Reset or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of Configuration bits are used to select various options.

# 8.1 Configuration Bits

Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type; one bit is the Watchdog Timer enable bit; one bit is for code protection for the PIC16F5X devices (Register 8-1).

<b>TABLE 9-2:</b>	INSTRUCTION SET	SUMMARY
-------------------	-----------------	---------

Mnemonic,		Description	Cualas	12-l	Bit Opc	Status	Notes	
Opera		Description	Cycles	MSb		LSb	Affected	Notes
ADDWF	f, d	Add W and f	1	0001	11df	ffff	C,DC,Z	1, 2, 4
ANDWF	f, d	AND W with f	1	0001	01df	ffff	Z	2, 4
CLRF	f	Clear f	1	0000	011f	ffff	Z	4
CLRW	—	Clear W	1	0000	0100	0000	Z	
COMF	f, d	Complement f	1	0010	01df	ffff	Z	
DECF	f, d	Decrement f	1	0000	11df	ffff	Z	2, 4
DECFSZ	f, d	Decrement f, Skip if 0	1 <sup>(2)</sup>	0010	11df	ffff	None	2, 4
INCF	f, d	Increment f	1	0010	10df	ffff	Z	2, 4
INCFSZ	f, d	Increment f, Skip if 0	1 <sup>(2)</sup>	0011	11df	ffff	None	2, 4
IORWF	f, d	Inclusive OR W with f	1	0001	00df	ffff	Z	2, 4
MOVF	f, d	Move f	1	0010	00df	ffff	Z	2, 4
MOVWF	f	Move W to f	1	0000	001f	ffff	None	1, 4
NOP	_	No Operation	1	0000	0000	0000	None	
RLF	f, d	Rotate left f through Carry	1	0011	01df	ffff	С	2, 4
RRF	f, d	Rotate right f through Carry	1	0011	00df	ffff	С	2,4
SUBWF	f, d	Subtract W from f	1	0000	10df	ffff	C,DC,Z	1, 2, 4
SWAPF	f, d	Swap f	1	0011	10df	ffff	None	2, 4
XORWF	f, d	Exclusive OR W with f	1	0001	10df	ffff	Z	2, 4
<b>BIT-ORIEN</b>	TED FIL	E REGISTER OPERATIONS						
BCF	f, b	Bit Clear f	1	0100	bbbf	ffff	None	2, 4
BSF	f, b	Bit Set f	1	0101	bbbf	ffff	None	2, 4
BTFSC	f, b	Bit Test f, Skip if Clear	1 <sup>(2)</sup>	0110	bbbf	ffff	None	
BTFSS	f, b	Bit Test f, Skip if Set	1 <sup>(2)</sup>	0111	bbbf	ffff	None	
LITERAL A	ND CON	ITROL OPERATIONS						
ANDLW	k	AND literal with W	1	1110	kkkk	kkkk	Z	
CALL	k	Subroutine Call	2	1001	kkkk	kkkk	None	1
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0100	TO, PD	
GOTO	k	Unconditional branch	2	101k	kkkk	kkkk	None	
IORLW	k	Inclusive OR Literal with W	1	1101	kkkk	kkkk	Z	
MOVLW	k	Move Literal to W	1	1100	kkkk	kkkk	None	
OPTION	_	Load OPTION register	1	0000	0000	0010	None	
RETLW	k	Return, place Literal in W	2	1000	kkkk	kkkk	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0011	TO, PD	
TRIS	f	Load TRIS register	1	0000	0000	Offf	None	3
XORLW	k	Exclusive OR Literal to W	1	1111	kkkk	kkkk	Z	
Note 1:	The 9th h	it of the program counter will be forced to a '0	' by any i	nstructio	on that v	writes to	the PC ex	cent fo

**Note 1:** The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for GOTO (see Section 3.5 "Program Counter" for more on program counter).

2: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

**3:** The instruction TRIS f, where f = 5, 6 or 7 causes the contents of the W register to be written to the tri-state latches of PORTA, B or C, respectively. A '1' forces the pin to a high-impedance state and disables the output buffers.

4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

# 10.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

# 10.12 PICkit 2 Development Programmer

The PICkit<sup>™</sup> 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC<sup>™</sup> Lite C compiler, and is designed to help get up to speed quickly using PIC<sup>®</sup> microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

# 10.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart<sup>®</sup> battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

#### **DC Characteristics PIC16F5X** 11.3

ARAC	TERISTICS	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Sym.	Characteristic	Min. Typ† I		Max.	Units	Conditions				
VIL	Input Low Voltage	·				·				
	I/O Ports	Vss	-	0.8V	V	4.5V <vdd 5.5v<="" td="" ≤=""></vdd>				
	I/O Ports	Vss	_	0.15 Vdd	V	$VDD \leq 4.5V$				
	MCLR (Schmitt Trigger)	Vss	_	0.15 Vdd	V					
	T0CKI (Schmitt Trigger)	Vss	_	0.15 Vdd	V					
		Vss		0.15 Vdd	V	RC mode <sup>(3)</sup>				
	OSC1	Vss		0.3 Vdd	V	HS mode				
		Vss	_		V	XT mode				
		Vss	_	0.3	V	LP mode				
Viн	Input High Voltage									
	I/O ports	2.0	_	Vdd	V	$4.5V < VDD \le 5.5V$				
						$VDD \leq 4.5V$				
			_			RC mode <sup>(3)</sup>				
						HS mode				
			_		-	XT mode				
			_			LP mode				
lı∟	Input Leakage Current <sup>(</sup>				-					
		_	_	+1.0	ΠΑ	VSS $\leq$ VPIN $\leq$ VDD,				
	" e perte				puri	pin at high-impedance				
	MCLR	_	_	+5.0	μА	$Vss \leq VPIN \leq VDD$				
	-		_		-	$V_{SS} \leq V_{PIN} \leq V_{DD}$				
		_	_		•	$VSS \leq VPIN \leq VDD$ ,				
				10.0	μι	XT, HS and LP modes				
Vol	Output Low Voltage	1		1		,				
		_	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V				
			_			IOL = 0.5  mA, VDD = 4.5  V IOL = 1.6  mA, VDD = 4.5  V				
	(RC mode)			0.0	v					
Vон	. ,	I	L	1	I	1				
		VDD - 0.7	_	_	V	Юн = -3.0 mA, VDD = 4.5V				
	OSC2/CLKOUT	VDD - 0.7			v	IOH = -1.3  mA, VDD = 4.5 V				
	Sym. VIL VIH	VIL       Input Low Voltage         I/O Ports       I/O Ports         MCLR (Schmitt Trigger)       TOCKI (Schmitt Trigger)         OSC1 (Schmitt Trigger)       OSC1 (Schmitt Trigger)         VIH       Input High Voltage         I/O ports       I/O ports         MCLR (Schmitt Trigger)       OSC1         VIH       Input High Voltage         I/O ports       MCLR (Schmitt Trigger)         OSC1 (Schmitt Trigger)       OSC1 (Schmitt Trigger)         OSC1 (Schmitt Trigger)       OSC1 (Schmitt Trigger)         OSC1 (Schmitt Trigger)       OSC1 (Schmitt Trigger)         IIL       Input Leakage Current <sup>(I)</sup> I/O ports       MCLR         TOCKI       OSC1         VOL       Output Low Voltage         I/O ports       OSC2/CLKOUT         (RC mode)       VOH         VOH       Output High Voltage <sup>(2)</sup>	ARACTERISTICS       Operating Temp         Sym.       Characteristic       Min.         VIL       Input Low Voltage       Viss         I/O Ports       Vss         I/O Ports       Vss         MCLR (Schmitt Trigger)       Vss         OSC1 (Schmitt Trigger)       Vss         OSC1 (Schmitt Trigger)       Vss         VIH       Input High Voltage         I/O ports       2.0         I/O ports       0.25 VDD + 0.8         I/O ports       0.25 VDD + 0.8         MCLR (Schmitt Trigger)       0.85 VDD         OSC1 (Schmitt Trigger)       0.85 VDD         OSC1 (Schmitt Trigger)       0.85 VDD         OSC1 (Schmitt Trigger)       0.7 VDD         IIL       Input Leakage Current <sup>(1, 2)</sup> I/O ports       —         OSC1       —         VOL       Output Low Voltage         I/O ports       —         OSC2/CLKOUT       —         OSC2/CLKOUT       —         VOH       Output High Voltage <sup>(2)</sup> VOH       O	ARACTERISTICS         Operating Temperature           Sym.         Characteristic         Min.         Typ†           VIL         Input Low Voltage         VSS            I/O Ports         VSS          VSS            I/O Ports         VSS          VSS            MCLR (Schmitt Trigger)         VSS              OSC1 (Schmitt Trigger)         VSS </td <td>ARACTERISTICSOperating Temperature <math>-40^{\circ}C</math>: <math>-40^{\circ}C</math>:Sym.CharacteristicMin.Typ†Max.VILInput Low VoltageVSS0.8VI/O PortsVSS0.15 VDDI/O PortsVSS0.15 VDDMCLR (Schmitt Trigger)VSS0.15 VDDOSC1 (Schmitt Trigger)VSS0.3 VDDVIHInput High VoltageVSS0.3VIHInput High Voltage0.25 VDD + 0.8VDDI/O ports0.85 VDDVDDOSC1 (Schmitt Trigger)0.85 VDDVDDIILInput Leakage Current<sup>(1, 2)</sup>VDDIILInput Leakage Current<sup>(1, 2)</sup>±5.0VOLOutput Low Voltage±5.0VOLOutput Low VoltageI/O ports0.6OSC2/CLKOUT0.6VOHOutput High Voltage<sup>(2)</sup>VDD -0.7</td> <td>ARACTERISTICS         Operating Temperature         <math>-40^{\circ}C \le TA \le -40^{\circ}C \le -40^{\circ}C</math></td>	ARACTERISTICSOperating Temperature $-40^{\circ}C$ : $-40^{\circ}C$ :Sym.CharacteristicMin.Typ†Max.VILInput Low VoltageVSS0.8VI/O PortsVSS0.15 VDDI/O PortsVSS0.15 VDDMCLR (Schmitt Trigger)VSS0.15 VDDOSC1 (Schmitt Trigger)VSS0.3 VDDVIHInput High VoltageVSS0.3VIHInput High Voltage0.25 VDD + 0.8VDDI/O ports0.85 VDDVDDOSC1 (Schmitt Trigger)0.85 VDDVDDIILInput Leakage Current <sup>(1, 2)</sup> VDDIILInput Leakage Current <sup>(1, 2)</sup> ±5.0VOLOutput Low Voltage±5.0VOLOutput Low VoltageI/O ports0.6OSC2/CLKOUT0.6VOHOutput High Voltage <sup>(2)</sup> VDD -0.7	ARACTERISTICS         Operating Temperature $-40^{\circ}C \le TA \le -40^{\circ}C \le -40^{\circ}C$				

† Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The Note 1: specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

2: Negative current is defined as coming out of the pin.

3: For the RC mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16F5X be driven with external clock in RC mode.

# PIC16F5X

AC CHARA	CTERISTICS	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Parameter No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC	_	4.0	MHz	XT Osc mode			
			DC	—	20	MHz	HS Osc mode			
			DC	—	200	kHz	LP Osc mode			
		Oscillator Frequency <sup>(1)</sup>	DC		4.0	MHz	RC Osc mode			
			0.1	—	4.0	MHz	XT Osc mode			
			4.0	—	20	MHz	HS Osc mode			
			5.0	—	200	kHz	LP Osc mode			
1	Tosc	External CLKIN Period <sup>(1)</sup>	250	-		ns	XT Osc mode			
			50	—	—	ns	HS Osc mode			
			5.0	—	—	μs	LP Osc mode			
		Oscillator Period <sup>(1)</sup>	250			ns	RC Osc mode			
			250	—	10,000	ns	XT Osc mode			
			50	—	250	ns	HS Osc mode			
			5.0	_	_	μs	LP Osc mode			
2	Тсү	Instruction Cycle Time <sup>(2)</sup>	—	4/Fosc	_	—				
3	TosL, TosH	Clock in (OSC1) Low or High	50*			ns	XT oscillator			
		Time	20*	—	—	ns	HS oscillator			
			2.0*	—	—	μs	LP oscillator			
4	TosR, TosF	Clock in (OSC1) Rise or Fall	—	—	25*	ns	XT oscillator			
		Time	—	—	5*	ns	HS oscillator			
			—	—	50*	ns	LP oscillator			

#### TABLE 11-1: EXTERNAL CLOCK TIMING REQUIREMENTS


\* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: Instruction cycle period (TCY) equals four times the input oscillator time base period.





Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units
10	TosH2CKL	OSC1↑ to CLKOUT↓ <sup>(1)</sup>	_	15	30**	ns
11	TosH2CKH	OSC1↑ to CLKOUT↑ <sup>(1)</sup>	—	15	30**	ns
12	ТскR	CLKOUT rise time <sup>(1)</sup>	_	5.0	15**	ns
13	ТскF	CLKOUT fall time <sup>(1)</sup>	—	5.0	15**	ns
14	TckL2I0V	CLKOUT↓ to Port out valid <sup>(1)</sup>	—	_	40**	ns
15	ТюV2скН	Port in valid before CLKOUT <sup>(1)</sup>	0.25 Tcy+30*	_		ns
16	TckH2iol	Port in hold after CLKOUT <sup>(1)</sup>	0*	_	_	ns
17	TosH2IoV	OSC1 <sup>↑</sup> (Q1 cycle) to Port out valid <sup>(2)</sup>	—	_	100*	ns
18	TosH2iol	OSC1 <sup>↑</sup> (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	—		ns
19	TIOV20sH	Port input valid to OSC1↑ (I/O in setup time)	TBD	—	_	ns
20	TIOR	Port output rise time <sup>(2, 3)</sup>		10	25**	ns
20	TIOR	Port output rise time <sup>(2, 4)</sup>		10	50**	ns
21	TIOF	Port output fall time <sup>(2, 3)</sup>		10	25**	ns
21	TIOF	Port output fall time <sup>(2, 4)</sup>	_	10	50**	ns

TABLE 11-2: CLKOUT AND I/O TIMING REQUIREMENTS – PIC16F5X

**Legend:** TBD = To Be Determined.

\* These parameters are characterized but not tested.

\*\* These parameters are design targets and are not tested. No characterization data available at this time.


† Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

2: Please refer to Figure 11-2 for load conditions.

3: PIC16F54/57 only.

4: PIC16F59 only.



For the most current package drawings, please see the Microchip Packaging Specification located at

#### 18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

http://www.microchip.com/packaging

INCHES Units **Dimension Limits** MIN NOM MAX Number of Pins 18 Ν Pitch .100 BSC е Top to Seating Plane .210 А \_ \_ Molded Package Thickness A2 .115 .130 .195 Base to Seating Plane A1 .015 \_ Shoulder to Shoulder Width Е .300 .310 .325 Molded Package Width .240 .250 .280 E1 **Overall Length** D .880 .900 .920 .130 Tip to Seating Plane .115 .150 L Lead Thickness .008 .010 .014 С Upper Lead Width b1 .045 .060 .070 Lower Lead Width b .014 .018 .022 Overall Row Spacing § .430 eВ

#### Notes:

Note:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B



For the most current package drawings, please see the Microchip Packaging Specification located at

# 28-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

http://www.microchip.com/packaging

	Units		INCHES		
Dimensio	Dimension Limits		NOM	MAX	
Number of Pins	Ν	28			
Pitch	е	.100 BSC			
Top to Seating Plane	А	-	-	.250	
Molded Package Thickness	A2	.125	-	.195	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	Е	.590	-	.625	
Molded Package Width	E1	.485	-	.580	
Overall Length	D	1.380	-	1.565	
Tip to Seating Plane	L	.115	-	.200	
Lead Thickness	С	.008	-	.015	
Upper Lead Width	b1	.030	-	.070	
Lower Lead Width	b	.014	-	.022	
Overall Row Spacing §	eB	_	-	.700	

#### Notes:

Note:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-079B



For the most current package drawings, please see the Microchip Packaging Specification located at

### 28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N	28			
Pitch	е	0.65 BSC			
Overall Height	А	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1	1.25 REF			
Lead Thickness	С	0.09	-	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

Note:


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

## 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Leads	N	44			
Lead Pitch	е	0.80 BSC			
Overall Height	А	-	_	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	3.5°	7°	
Overall Width	verall Width E 12.00 BSC				
Overall Length	D	12.00 BSC			
Molded Package Width	E1	10.00 BSC			
Molded Package Length	D1	10.00 BSC			
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.30	0.37	0.45	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B