

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128gb206-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Number			Innut			
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description		
RB0	16	25	K2	I/O	ST			
RB1	15	24	K1	I/O	ST			
RB2	14	23	J2	I/O	ST			
RB3	13	22	J1	I/O	ST			
RB4	12	21	H2	I/O	ST			
RB5	11	20	H1	I/O	ST			
RB6	17	26	L1	I/O	ST			
RB7	18	27	J3	I/O	ST			
RB8	21	32	K4	I/O	ST	PORTB Digital I/O.		
RB9	22	33	L4	I/O	ST			
RB10	23	34	L5	I/O	ST			
RB11	24	35	J5	I/O	ST			
RB12	27	41	J7	I/O	ST			
RB13	28	42	L7	I/O	ST			
RB14	29	43	K7	I/O	ST			
RB15	30	44	L8	I/O	ST			
RC1		6	D1	I/O	ST			
RC2	_	7	E4	I/O	ST			
RC3	_	8	E2	I/O	ST			
RC4	_	9	E1	I/O	ST			
RC12	39	63	F9	I/O	ST	PORTC Digital I/O.		
RC13	47	73	C10	I/O	ST			
RC14	48	74	B11	I/O	ST			
RC15	40	64	F11	I/O	ST			
RCV	18	27	J3	I	ST	USB Receive Input (from external transceiver).		
-								

#### TABLE 1-3: PIC24FJ256GB210 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

**Note 1:** The alternate EPMP pins are selected when the ALTPMP (CW3<12>) bit is programmed to '0'.


2: The PMSC2 signal will replace the PMA15 signal on the 15-pin PMA when CSF<1:0> = 01 or 10.

3: The PMCS1 signal will replace the PMA14 signal on the 14-pin PMA when CSF<1:0> = 10.

4: The alternate VREF pins selected when the ALTVREF (CW1<5>) bit is programmed to '0'.

#### 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.



### FIGURE 4-3: DATA SPACE MEMORY MAP FOR PIC24FJ256GB210 FAMILY DEVICES<sup>(1)</sup>

## 4.3.3 READING DATA FROM PROGRAM MEMORY USING EDS

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs when the MSb of EA is '1' and the DSRPAG<9> is also '1'. The lower 8 bits of DSRPAG are concatenated to the Wn<14:0> bits to form a 23-bit EA to access program memory. The DSRPAG<8> decides which word should be addressed; when the bit is '0', the lower word and when '1', the upper word of the program memory is accessed.

The entire program memory is divided into 512 EDS pages, from 0x200 to 0x3FF, each consisting of 16K words of data. Pages, 0x200 to 0x2FF, correspond to the lower words of the program memory, while 0x300 to 0x3FF correspond to the upper words of the program memory.

Using this EDS technique, the entire program memory can be accessed. Previously, the access to the upper word of the program memory was not supported. Table 4-36 provides the corresponding 23-bit EDS address for program memory with EDS page and source addresses.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

DSRPAG (Data Space Read Register)	Source Address while Indirect Addressing	23-Bit EA Pointing to EDS	Comment
0x200		0x000000 to 0x007FFE	
•		•	Lower words of 4M
•		•	program instructions (8 Mbytes) for read
•		•	operations only.
0x2FF	0x8000 to 0xFFFF	0x7F8000 to 0x7FFFFE	
0x300		0x000001 to 0x007FFF	Upper words of 4M
•		•	program instructions
•		•	(4 Mbytes remaining,
•		•	4 Mbytes are phantom
0x3FF		0x7F8001 to 0x7FFFFF	<ul> <li>bytes) for read operations only.</li> </ul>
0x000		Invalid Address	Address error trap <sup>(1)</sup>

#### TABLE 4-36: EDS PROGRAM ADDRESS WITH DIFFERENT PAGES AND ADDRESSES

**Note 1:** When the source/destination address is above 0x8000 and DSRPAG/DSWPAG is '0', an address error trap will occur.

#### EXAMPLE 4-3: EDS READ CODE FROM PROGRAM MEMORY IN ASSEMBLY

```
; Set the EDS page from where the data to be read
         #0x0202 , w0
  mov
        w0 , DSRPAG
                                  ;page 0x202, consisting lower words, is selected for read
   mov
                              ;select the location (0x0A) to be read
  mov
       #0x000A , w1
  bset w1 , #15
                                 ;set the MSB of the base address, enable EDS mode
;Read a byte from the selected location
  mov.b [w1++] , w2
mov.b [w1++] , w3
                                   ;read Low byte
                                  ;read High byte
;Read a word from the selected location
   mov
       [w1] , w2
                                   ;
;Read Double - word from the selected location
                                   ;two word read, stored in w2 and w3
   mov.d [w1] , w2
```

#### REGISTER 7-28: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	<u> </u>			<u> </u>	—		—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	PMPIP2	PMPIP1	PMPIP0	—	OC8IP2	OC8IP1	OC8IP0
bit 7							bit 0
Legend:							
R = Readable		W = Writable		•	mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 6-4 bit 3 bit 2-0	111 = Interru 001 = Interru 000 = Interru Unimplemen OC8IP<2:0>:	Parallel Master pt is priority 7 ( pt is priority 1 pt source is dis <b>ted:</b> Read as ' Output Compa pt is priority 7 (	highest priority abled o' are Channel 8 I	v interrupt)	y bits		

NOTES:

### 10.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. In an application that needs to use more than one peripheral multiplexed on a single pin, inconvenient work arounds in application code or a complete redesign may be the only option.

The Peripheral Pin Select (PPS) feature provides an alternative to these choices by enabling the user's peripheral set selection and its placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. PPS is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

#### 10.4.1 AVAILABLE PINS

The PPS feature is used with a range of up to 44 pins, depending on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn" or "RPIn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

PIC24FJ256GB210 family devices support a larger number of remappable input only pins than remappable input/output pins. In this device family, there are up to 32 remappable input/output pins, depending on the pin count of the particular device selected; these are numbered, RP0 through RP31. Remappable input only pins are numbered above this range, from RPI32 to RPI43 (or the upper limit for that particular device).

See Table 1-1 for a summary of pinout options in each package offering.

#### 10.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the PPS are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and external interrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals.

PPS is not available for I<sup>2</sup>C, change notification inputs, RTCC alarm outputs, EPMP signals or peripherals with analog inputs. A key difference between pin select and non pin select peripherals is that pin select peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

#### 10.4.2.1 Peripheral Pin Select Function Priority

Pin-selectable peripheral outputs (e.g., OC, UART transmit) will take priority over general purpose digital functions on a pin, such as EPMP and port I/O. Specialized digital outputs, such as USB functionality, will take priority over PPS outputs on the same pin. The pin diagrams list peripheral outputs in the order of priority. Refer to them for priority concerns on a particular pin.

Unlike PIC24F devices with fixed peripherals, pin-selectable peripheral inputs will never take ownership of a pin. The pin's output buffer will be controlled by the TRISx setting or by a fixed peripheral on the pin. If the pin is configured in Digital mode then the PPS input will operate correctly. If an analog function is enabled on the pin, the PPS input will be disabled.


#### 10.4.3 CONTROLLING PERIPHERAL PIN SELECT

PPS features are controlled through two sets of Special Function Registers (SFRs): one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.


The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on if an input or an output is being mapped.


#### 10.4.3.1 Input Mapping


The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-8 through Register 10-28). Each register contains two sets of 6-bit fields, with each set associated with one of the pin-selectable peripherals. Programming a given peripheral's bit field with an appropriate 6-bit value maps the RPn/RPIn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of Peripheral Pin Selections supported by the device.




#### FIGURE 12-1: TIMER2/3 AND TIMER4/5 (32-BIT) BLOCK DIAGRAM










To set up the SPI module for the Standard Master mode of operation:

- 1. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFS register.
  - b) Set the SPIxIE bit in the respective IEC register.
  - c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Standard Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFS register.
  - b) Set the SPIxIE bit in the respective IEC register.
  - c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- If the CKE bit (SPIxCON1<8>) is set, then the SSEN bit (SPIxCON1<7>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

### FIGURE 15-1: SPIX MODULE BLOCK DIAGRAM (STANDARD MODE)



U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	DISSCK <sup>(1)</sup>	DISSDO <sup>(2)</sup>	MODE16	SMP	CKE <sup>(3)</sup>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN <sup>(4)</sup>	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0
bit 7							bit 0
Legend:							
R = Readat	ole hit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	own
		1 - Dit 13 301					IOWIT
bit 15-13	Unimplement	ted: Read as '	0'				
bit 12	-		bit (SPI Master	modes only) <sup>(1</sup>	)		
			abled; pin funct	• /			
		SPI clock is ena					
bit 11		able SDOx Pin					
			the module; p	in functions as	I/O		
bit 10	-	is controlled t	iunication Select	at hit			
		ication is word					
		ication is byte-					
bit 9	SMP: SPIx Da	ata Input Samp	le Phase bit				
	Master mode:						
			t the end of data		2		
	Slave mode:	a is sampled a	t the middle of o		e		
		cleared when	SPIx is used in	Slave mode.			
bit 8	CKE: SPIx CI	ock Edge Sele	ct bit <sup>(3)</sup>				
					lock state to Idl		
		-	-		ck state to activ	e clock state (s	see bit 6)
bit 7			(Slave mode) b	Dit <sup>(4)</sup>			
		s used for Slav s not used by t		is controlled by	y the port functi	on	
bit 6	CKP: Clock P	olarity Select b	bit		· · ·		
	1 = Idle state	for the clock is	s a high level; a	ctive state is a	low level		
			s a low level; ac	tive state is a h	nigh level		
bit 5		ter Mode Enab	le bit				
	1 = Master m 0 = Slave mo						
Note 1:	f DISSCK = 0, SO	CKy must be a	onfigurad to an	available PPn	nin Soo <b>Socti</b>	on 10 4 "Porin	boral Din
	Select (PPS)" for				pin. See Section	ul lu.4 relip	
<b>2</b> :	f DISSDO = 0, SI Select (PPS)" for	DOx must be c	onfigured to an	available RPn	pin. See <b>Secti</b>	on 10.4 "Perij	oheral Pin
3:	The CKE bit is no SPI modes (FRMI	t used in the F		les. The user s	hould program	this bit to '0' fo	or the Framed
4:	f SSEN = 1, <del>SSx</del> Select (PPS)" for	must be config		ilable RPn/PRI	n pin. See <b>Sec</b>	tion 10.4 "Per	ipheral Pin

### REGISTER 15-2: SPIxCON1: SPIx CONTROL REGISTER 1

#### 16.2 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator reload value, use Equation 16-1.

EQUATION 16-1:	COMPUTING BAUD RATE
	RELOAD VALUE <sup>(1,2)</sup>

$$FSCL = \frac{FCY}{I2CxBRG + 1 + \frac{FCY}{10,000,000}}$$
  
or:  
$$I2CxBRG = \left(\frac{FCY}{FSCL} - \frac{FCY}{10,000,000} - 1\right)$$

**Note 1:** Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

## 16.3 Slave Address Masking

The I2CxMSK register (Register 16-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond whether the corresponding address bit value is a '0' or a '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses, '0000000' and '0100000'.

To enable address masking, the Intelligent Peripheral Management Interface (IPMI) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

Note: As a result of changes in the I<sup>2</sup>C<sup>™</sup> protocol, the addresses in Table 16-2 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

Demoined Orietani Fact	Fair	I2CxB		
Required System Fsc∟	Fcy	(Decimal)	(Hexadecimal)	Actual FSCL
100 kHz	16 MHz	157	9D	100 kHz
100 kHz	8 MHz	78	4E	100 kHz
100 kHz	4 MHz	39	27	99 kHz
400 kHz	16 MHz	37	25	404 kHz
400 kHz	8 MHz	18	12	404 kHz
400 kHz	4 MHz	9	9	385 kHz
400 kHz	2 MHz	4	4	385 kHz
1 MHz	16 MHz	13	D	1.026 MHz
1 MHz	8 MHz	6	6	1.026 MHz
1 MHz	4 MHz	3	3	0.909 MHz

#### TABLE 16-1: I<sup>2</sup>C<sup>™</sup> CLOCK RATES(1,2)

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

**2:** These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

TABLE 16-2: I <sup>2</sup> C <sup>™</sup> RESERVED ADDRESSES <sup>(1)</sup>	)
---	---

Slave Address	R/W Bit	Description
0000 000	0	General Call Address <sup>(2)</sup>
0000 000	1	Start Byte
0000 001	x	CBus Address
0000 01x	x	Reserved
0000 1xx	x	HS Mode Master Code
1111 0xx	x	10-Bit Slave Upper Byte <sup>(3)</sup>
1111 1xx	x	Reserved

Note 1: The address bits listed here will never cause an address match, independent of address mask settings.

- **2:** The address will be Acknowledged only if GCEN = 1.
- 3: A match on this address can only occur on the upper byte in 10-Bit Addressing mode.

## REGISTER 18-1: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, USB MODE (BD0STAT THROUGH BD63STAT)

R/W-x	R/W-x	R/W-x, HSC					
UOWN	DTS	PID3	PID2	PID1	PID0	BC9	BC8
bit 15							bit 8

| R/W-x, HSC |
|------------|------------|------------|------------|------------|------------|------------|------------|
| BC7        | BC6        | BC5        | BC4        | BC3        | BC2        | BC1        | BC0        |
| bit 7      |            |            |            |            |            |            | bit 0      |

Legend:	HSC = Hardware Settable/	HSC = Hardware Settable/Clearable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

#### bit 15 **UOWN:** USB Own bit

- 1 = The USB module owns the BD and its corresponding buffer; the CPU must not modify the BD or the buffer
- bit 14 DTS: Data Toggle Packet bit
  - 1 = Data 1 packet
    - 0 = Data 0 packet

#### bit 13-10 **PID<3:0>:** Packet Identifier bits (written by the USB module)

In Device mode: Represents the PID of the received token during the last transfer.

In Host mode:

Represents the last returned PID or the transfer status indicator.

#### bit 9-0 BC<9:0>: Byte Count bits

This represents the number of bytes to be transmitted or the maximum number of bytes to be received during a transfer. Upon completion, the byte count is updated by the USB module with the actual number of bytes transmitted or received.

#### 20.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- · Alarm Value Registers

#### 20.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through the corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 20-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 20-1: RTCVAL REGISTER MAPPING

RTCPTR	RTCC Value Register Window			
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>		
00	MINUTES	SECONDS		
01	WEEKDAY	HOURS		
10	MONTH	DAY		
11		YEAR		

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 20-2).

By writing the ALRMVALH byte, the Alarm Pointer value bits, ALRMPTR<1:0>, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

#### EXAMPLE 20-1: SETTING THE RTCWREN BIT

```
asm volatile("disi #5");
asm volatile("mov #0x55, w7");
asm volatile("mov w7, _NVMKEY");
asm volatile("mov #0xAA, w8");
asm volatile("mov w8, _NVMKEY");
asm volatile("bset _RCFGCAL, #13");
```

#### TABLE 20-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window			
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>		
00	ALRMMIN	ALRMSEC		
01	ALRMWD	ALRMHR		
10	ALRMMNTH	ALRMDAY		
11	—	—		

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes, they will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

#### 20.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN (RCFGCAL<13>) bit must be set (refer to Example 20-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the unlock sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 20-1.

For applications written in C, the unlock sequence should be implemented using in-line assembly.

//set the RTCWREN bit

## **REGISTER 20-1:** RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER<sup>(1)</sup>

bit 7-0	CAL<7:0>: R	TC Drift Calibration bits
	01111111 =	Maximum positive adjustment; adds 508 RTC clock pulses every one minute
	:	
	0000001 =	Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute Minimum positive adjustment; adds 4 RTC clock pulses every one minute No adjustment
	:	
	10000000 =	Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute

- **Note 1:** The RCFGCAL register is only affected by a POR.
  - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
  - 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

#### REGISTER 20-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—		—	_		—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	—	—		—		RTSECSEL <sup>(1)</sup>	PMPTTL
bit 7		•					bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		own	

bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit <sup>(1)</sup>
	<ul> <li>1 = RTCC seconds clock is selected for the RTCC pin</li> <li>0 = RTCC alarm pulse is selected for the RTCC pin</li> </ul>
bit 0	PMPTTL: EPMP Module TTL Input Buffer Select bit
	1 = EPMP module inputs (PMDx, PMCS1) use TTL input buffers 0 = EPMP module inputs use Schmitt Trigger input buffers

**Note 1:** To enable the actual RTCC output, the RTCOE (RCFGCAL<10>) bit must also be set.

#### REGISTER 22-7: AD1CSSH: A/D INPUT SCAN SELECT REGISTER (HIGH)

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_		CSSL27	CSSL26	CSSL25	CSSL24
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSSL23 <sup>(1)</sup>	CSSL22 <sup>(1)</sup>	CSSL21 <sup>(1)</sup>	CSSL20 <sup>(1)</sup>	CSSL19 <sup>(1)</sup>	CSSL18 <sup>(1)</sup>	CSSL17 <sup>(1)</sup>	CSSL16 <sup>(1)</sup>
bit 7							bit
Legend:							
R = Readable		W = Writable I	oit	•	nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 10	0 = Analog cl CSSL26: A/D	o divided-by-six hannel is omitte Input Band Ga	ed from input so p Scan Selecti	can ion bit			
	1 = Internal c	ore voltage (Vo	AP) is selected	d for input scan			
bit 9	•	hannel is omitte Input Half Ban	•				
		o reference (VB hannel is omitte					
bit 8	CSSL24: A/D	Input Band Ga	p Scan Selecti	ion bit			
		o divided-by-two hannel is omitte			d for input sca	n	
bit 7-0	CSSL<23:16	Analog Input	Pin Scan Sele	ction bits <sup>(1)</sup>			
		nding analog c hannel is omitte			can		
Note 1: Un	implemented ir	n 64-pin device	s, read as '0'.				

### EQUATION 22-1: A/D CONVERSION CLOCK PERIOD<sup>(1)</sup>

$$ADCS = \frac{TAD}{TCY} - 1$$


 $TAD = TCY \bullet (ADCS = 1)$ 

**Note 1:** Based on TCY = 2 \* TOSC; Doze mode and PLL are disabled.

NOTES:

#### 100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

#### Μ

Memory Organization	
Microchip Internet Web Site	
MPLAB ASM30 Assembler, Linker, Librarian	
MPLAB Integrated Development Environment	
Software	335
MPLAB PM3 Device Programmer	
MPLAB REAL ICE In-Circuit Emulator System	
MPLINK Object Linker/MPLIB Object Librarian	336

### Ν

ce
ce

### 0

Oscillator Configuration	
96 MHz PLL	
Clock Selection	
Clock Switching	
Sequence	
CPU Clocking Scheme	
Initial Configuration on POR	
USB Operations	146
Output Compare	
32-Bit Mode (Cascaded)	195
Synchronous and Trigger Modes	195
Output Compare with Dedicated Timers	195

#### Ρ

Packaging	
Details	
Marking	
Peripheral Enable Bits	150
Peripheral Module Disable Bits	150
Peripheral Pin Select (PPS)	158
Available Peripherals and Pins	158
Configuration Control	161
Considerations for Use	162
Input Mapping	158
Mapping Exceptions	161
Output Mapping	160
Peripheral Priority	158
Registers	163
Pin Descriptions	
100-Pin Devices	
121-Pin (BGA) Devices	11
64-Pin Devices	6
Pin Diagrams	
100-Pin TQFP	7
121-Pin BGA	10
64-Pin TQFP/QFN	5
Pinout Descriptions	20
POR	
and On-Chip Voltage Regulator	
Power-Saving Features	
Clock Frequency and Clock Switching	149
Instruction-Based Modes	149
Power-up Requirements	
Product Identification System	384
Program Memory	
Access Using Table Instructions	74
Address Construction	
Address Space	
Flash Configuration Words	44
Memory Maps	43
Organization	
Reading From Program Memory Using EDS	75

Puls	ram Verification	
	e-Width Modulation (PWM) Mode	197
Puls	e-Width Modulation. See PWM.	
PWN		
	Duty Cycle and Period	198
_		
R		
<b>D</b>		202
	der Response	
Refe	rence Clock Output	147
Reai	ster Maps	
	A/D Converter	50
	ANCFG	62
	ANSEL	62
	Comparators	64
	CPU Core	
	CRC	64
	CTMU	60
	I <sup>2</sup> C <sup>™</sup>	
	ICN	49
	Input Capture	52
	Interrupt Controller	
	•	
	NVM	
	Output Compare	53
	Pad Configuration	58
	-	
	Peripheral Pin Select	
	PMD	67
	PORTA	56
	PORTB	56
	PORTC	
	PORTD	57
	PORTE	. 57
	PORTF	
	PORTG	58
	RTCC	63
	SPI	
	System	67
	Timers	51
	UART	
	USB OTG	55
Regi	sters	61
Regi	sters	61
Regi	sters AD1CHS (A/D Input Select)	61 306
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1)	61 306 303
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2)	61 306 303 304
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1)	61 306 303 304
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3)	61 306 303 304 305
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High)	61 306 303 304 305 308
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low)	61 306 303 304 305 308 307
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration)	61 306 303 304 305 308 307 285
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration)	61 306 303 304 305 308 307 285
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALMINSEC (Alarm Minutes and Seconds Value)	61 306 303 304 305 308 307 285 289
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value)	61 306 303 304 305 308 307 285 289 288
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value)	61 306 303 304 305 308 307 285 289 288
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value)	61 306 303 304 305 308 307 285 289 288
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Configuration) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference	61 306 303 304 305 308 307 285 289 288 289
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration)	61 306 303 304 305 308 307 285 289 288 289 288 289
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Configuration) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Configuration) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 154
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSD (PORTD Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 154 154
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSD (PORTD Analog Function Selection) ANSE (PORTE Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 155
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSD (PORTD Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 155
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Configuration) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSD (PORTD Analog Function Selection) ANSE (PORTE Analog Function Selection) ANSE (PORTE Analog Function Selection) ANSF (PORTF Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 155 155
Regi	sters AD1CHS (A/D Input Select)AD1CON1 (A/D Control 1)AD1CON2 (A/D Control 2)AD1CON3 (A/D Control 2)AD1COSH (A/D Input Scan Select, High)AD1CSSH (A/D Input Scan Select, Low)ALCFGRPT (Alarm Configuration)ALCFGRPT (Alarm Minutes and Seconds Value)ALMTHDY (Alarm Month and Day Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Meekday and Hours Value)ALWDHR (Alarm Meekday and Hours Value)ALWDHR (Alarm Meekday and Hours Value)ANSG (PORTA Analog Function Selection)ANSB (PORTB Analog Function Selection)ANSD (PORTC Analog Function Selection)ANSE (PORTE Analog Function Selection)ANSE (PORTE Analog Function Selection)ANSE (PORTF Analog Function Selection)ANSF (PORTF Analog Function Selection)ANSE (PORTF Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 155 155 156 156
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSE (PORTE Analog Function Selection) ANSF (PORTF Analog Function Selection) BDnSTAT Prototype (Buffer Descriptor n Status, C	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 155 156 156 156 0CPU
Regi	sters AD1CHS (A/D Input Select)AD1CON1 (A/D Control 1)AD1CON2 (A/D Control 2)AD1CON3 (A/D Control 2)AD1CON3 (A/D Control 3)AD1CSSH (A/D Input Scan Select, High)AD1CSSL (A/D Input Scan Select, Low)ALCFGRPT (Alarm Configuration)ALCFGRPT (Alarm Minutes and Seconds Value)ALMTHDY (Alarm Month and Day Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Meekday and Hours Value)ALWDHR (Alarm Meekday and Hours Value)ANSG (PORTA Analog Function Selection)ANSB (PORTB Analog Function Selection)ANSD (PORTD Analog Function Selection)ANSE (PORTE Analog Function Selection)ANSE (PORTE Analog Function Selection)ANSE (PORTF Analog Function Selection)ANSF (PORTF Analog Function Selection)ANSG (PORTG Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 155 156 156 156 0CPU
Regi	sters AD1CHS (A/D Input Select)AD1CON1 (A/D Control 1)AD1CON2 (A/D Control 2)AD1CON3 (A/D Control 2)AD1CON3 (A/D Control 3)AD1CSSH (A/D Input Scan Select, High)AD1CSSL (A/D Input Scan Select, Low)ALCFGRPT (Alarm Configuration)ALCFGRPT (Alarm Minutes and Seconds Value)ALMTHDY (Alarm Month and Day Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Meekday and Hours Value)ALWDHR (Alarm Meekday and Hours Value)ANSG (PORTA Analog Function Selection)ANSB (PORTB Analog Function Selection)ANSD (PORTD Analog Function Selection)ANSE (PORTE Analog Function Selection)ANSE (PORTE Analog Function Selection)ANSE (PORTF Analog Function Selection)ANSF (PORTF Analog Function Selection)ANSG (PORTG Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 155 156 156 156 0CPU
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSD (PORTD Analog Function Selection) ANSE (PORTE Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSG (PORTG Analog Function Selection) BDnSTAT Prototype (Buffer Descriptor n Status, O Mode) BDnSTAT Prototype (Buffer Descriptor n	61 306 303 304 305 308 307 285 289 288 289 307 153 154 155 155 156 156 CPU 242
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSD (PORTD Analog Function Selection) ANSE (PORTE Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSG (PORTG Analog Function Selection) BDnSTAT Prototype (Buffer Descriptor n Status, O Mode) BDnSTAT Prototype (Buffer Descriptor n Status, USB Mode)	61 306 303 304 305 308 307 285 289 288 289 307 153 154 155 156 156 156 CPU 242 241
Regi	sters AD1CHS (A/D Input Select)AD1CON1 (A/D Control 1)AD1CON2 (A/D Control 2)AD1CON3 (A/D Control 2)AD1CON3 (A/D Control 3)AD1CSSH (A/D Input Scan Select, High)AD1CSSL (A/D Input Scan Select, Low)ALCFGRPT (Alarm Configuration)ALCFGRPT (Alarm Minutes and Seconds Value)ALMINSEC (Alarm Minutes and Seconds Value)ALMTHDY (Alarm Month and Day Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Meekday and Hours Value)ALWDHR (Alarm Meekday and Hours Value)ALWDHR (Alarm Meekday and Hours Value)ANSG (PORTA Analog Function Selection)ANSB (PORTB Analog Function Selection)ANSB (PORTB Analog Function Selection)ANSD (PORTC Analog Function Selection)ANSE (PORTE Analog Function Selection)ANSE (PORTE Analog Function Selection)ANSE (PORTF Analog Function Selection)ANSF (PORTF Analog Function Selection)ANSG (PORTG Analog Function Selection)BDnSTAT Prototype (Buffer Descriptor n Status, USB Mode)CLMDIV (Clock Divider)	61 306 303 304 305 308 307 285 289 288 289 307 153 154 155 156 156 156 CPU 242 241 141
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSD (PORTD Analog Function Selection) ANSE (PORTE Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSG (PORTG Analog Function Selection) BDnSTAT Prototype (Buffer Descriptor n Status, O Mode) BDnSTAT Prototype (Buffer Descriptor n Status, USB Mode)	61 306 303 304 305 308 307 285 289 288 289 307 153 154 155 156 156 156 CPU 242 241 141



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

**Santa Clara** Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/05/10