

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj256gb206-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin Number			Immunt					
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Buffer	Description			
RD0	46	72	D9	I/O	ST				
RD1	49	76	A11	I/O	ST				
RD2	50	77	A10	I/O	ST				
RD3	51	78	B9	I/O	ST				
RD4	52	81	C8	I/O	ST				
RD5	53	82	B8	I/O	ST				
RD6	54	83	D7	I/O	ST				
RD7	55	84	C7	I/O	ST				
RD8	42	68	E9	I/O	ST				
RD9	43	69	E10	I/O	ST				
RD10	44	70	D11	I/O	ST				
RD11	45	71	C11	I/O	ST				
RD12	—	79	A9	I/O	ST				
RD13	_	80	D8	I/O	ST				
RD14	_	47	L9	I/O	ST				
RD15		48	K9	I/O	ST				
RE0	60	93	A4	I/O	ST				
RE1	61	94	B4	I/O	ST				
RE2	62	98	B3	I/O	ST				
RE3	63	99	A2	I/O	ST				
RE4	64	100	A1	I/O	ST				
RE5	1	3	D3	I/O	ST				
RE6	2	4	C1	I/O	ST				
RE7	3	5	D2	I/O	ST				
RE8	—	18	G1	I/O	ST				
RE9	_	19	G2	I/O	ST				
REFO	30	44	L8	0	—	Reference Clock Output.			
RF0	58	87	B6	I/O	ST				
RF1	59	88	A6	I/O	ST				
RF2	_	52	K11	I/O	ST				
RF3	33	51	K10	I/O	ST				
RF4	31	49	L10	I/O	ST				
RF5	32	50	L11	I/O	ST				
RF7	34	54	H8	I/O	ST				
RF8	_	53	J10	I/O	ST				
RF12	_	40	K6	I/O	ST				
RF13	_	39	L6	I/O	ST				
Legend:	TTL = TTL inp	ut buffer			ST =	Schmitt Trigger input buffer			
	ANA = Analog level input/output $I^2 C^{TM} = I^2 C/SMBus$ input buffer								

#### TABLE 1-3: PIC24FJ256GB210 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Note 1: The alternate EPMP pins are selected when the ALTPMP (CW3<12>) bit is programmed to '0'.

2: The PMSC2 signal will replace the PMA15 signal on the 15-pin PMA when CSF<1:0> = 01 or 10.

**3:** The PMCS1 signal will replace the PMA14 signal on the 14-pin PMA when CSF<1:0> = 10.

4: The alternate VREF pins selected when the ALTVREF (CW1<5>) bit is programmed to '0'.

		Pin Number			Incret			
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Buffer	Description		
ТСК	27	38	J6	I	ST	JTAG Test Clock Input.		
TDI	28	60	G11	Ι	ST	JTAG Test Data Input.		
TDO	24	61	G9	0		JTAG Test Data Output.		
TMS	23	17	G3	Ι	ST	JTAG Test Mode Select Input.		
USBID	33	51	K10	Ι	ST	USB OTG ID (OTG mode only).		
USBOEN	12	21	H2	0	_	USB Output Enable Control (for external transceiver).		
VBUS	34	54	H8	Ι	ANA	USB Voltage, Host mode (5V).		
VBUSCHG	49	76	A11	0	_	External USB VBUS Charge Output.		
VBUSON	11	20	H1	0	—	USB OTG External Charge Pump Control.		
VBUSST	58	87	B6	Ι	ANA	USB OTG Internal Charge Pump Feedback Control.		
VBUSVLD	58	87	B6	Ι	ST	USB VBUS Boost Generator, Comparator Input 1.		
VCAP	56	85	B7	Р	—	External Filter Capacitor Connection (regulator enabled).		
VCMPST1	58	87	B6	Ι	ST	USB VBUS Boost Generator, Comparator Input 1.		
VCMPST2	59	88	A6	Ι	ST	USB VBUS Boost Generator, Comparator Input 2.		
VCPCON	49	76	A11	0	_	USB OTG VBUS PWM/Charge Output.		
Vdd	10, 26, 38	2, 16, 37, 46, 62	C2, C9, F8, G5, H6, K8, H4, E5	Р	—	Positive Supply for Peripheral Digital Logic and I/O Pins.		
VMIO	14	23	J2	Ι	ST	USB Differential Minus Input/Output (external transceiver).		
VPIO	13	22	J1	Ι	ST	USB Differential Plus Input/Output (external transceiver).		
VREF-	15	28, 24 <sup>(4)</sup>	L2, K1 <sup>(4)</sup>	Ι	ANA	A/D and Comparator Reference Voltage (low) Input.		
VREF+	16	29, 25 <sup>(4)</sup>	K3, K2 <sup>(4)</sup>	Ι	ANA	A/D and Comparator Reference Voltage (high) Input.		
Vss	9, 25, 41	15, 36, 45, 65, 75	B10, F5, F10, G6, G7, H3, D4, D5	Ρ	—	Ground Reference for Logic and I/O Pins.		
VUSB	35	55	H9	Р	—	USB Voltage (3.3V).		
Legend:	TTL = TTL inp ANA = Analog	ut buffer level input/out	put		ST = Schmitt Trigger input buffer $I^2 C^{M} = I^2 C/SMBus input buffer$			

#### TABLE 1-3: PIC24FJ256GB210 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

**Note 1:** The alternate EPMP pins are selected when the ALTPMP (CW3<12>) bit is programmed to '0'.

2: The PMSC2 signal will replace the PMA15 signal on the 15-pin PMA when CSF<1:0> = 01 or 10.

3: The PMCS1 signal will replace the PMA14 signal on the 14-pin PMA when CSF<1:0> = 10.

4: The alternate VREF pins selected when the ALTVREF (CW1<5>) bit is programmed to '0'.

### 4.0 MEMORY ORGANIZATION

As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and busses. This architecture also allows direct access of program memory from the data space during code execution.

#### 4.1 **Program Memory Space**

The program address memory space of the PIC24FJ256GB210 family devices is 4M instructions. The space is addressable by a 24-bit value derived

from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping, as described in **Section 4.3 "Interfacing Program and Data Memory Spaces"**.

User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24FJ256GB210 family of devices are shown in Figure 4-1.

#### FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24FJ256GB210 FAMILY DEVICES



#### 4.2.5.1 Data Read from EDS Space

In order to read the data from the EDS space, first, an Address Pointer is set up by loading the required EDS page number into the DSRPAG register and assigning the offset address to one of the W registers. Once the above assignment is done, the EDS window is enabled by setting bit 15 of the working register, assigned with the offset address; then, the contents of the pointed EDS location can be read.

Figure 4-5 illustrates how the EDS space address is generated for read operations.





When the Most Significant bit (MSb) of EA is '1' and DSRPAG<9> = 0, the lower 9 bits of DSRPAG are concatenated to the lower 15 bits of EA to form a 24-bit EDS space address for read operations.

Example 4-1 shows how to read a byte, word and double-word from EDS.

Note: All read operations from EDS space have an overhead of one instruction cycle. Therefore, a minimum of two instruction cycles is required to complete an EDS read. EDS reads under the REPEAT instruction; the first two accesses take three cycles and the subsequent accesses take one cycle.

#### EXAMPLE 4-1: EDS READ CODE IN ASSEMBLY

;	Set the EDS	page from where	the data to be read
	mov	#0x0002 , w0	
	mov	w0 , DSRPAG	;page 2 is selected for read
	mov	#0x0800 , w1	;select the location (0x800) to be read
	bset	wl , #15	;set the MSB of the base address, enable EDS mode
;1	Read a byte mov.b mov.b	from the selected [w1++] , w2 [w1++] , w3	l location ;read Low byte ;read High byte
;1	Read a word mov	from the selected [w1] , w2	l location ;
;]	Read Double mov.d	- word from the s [w1] , w2	elected location ;two word read, stored in w2 and w3

#### FIGURE 4-10: PROGRAM SPACE VISIBILITY OPERATION TO ACCESS LOWER WORD



#### FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION TO ACCESS HIGHER WORD



### 7.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 8. "Interrupts" (DS39707). The information in this data sheet supersedes the information in the FRM.

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24F CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- · Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- Unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

#### 7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors, consisting of 8 non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with Vector 0 will take priority over interrupts at any other vector address.

PIC24FJ256GB210 family devices implement non-maskable traps and unique interrupts. These are summarized in Table 7-1 and Table 7-2.

#### 7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. The ALTIVT (INTCON2<15>) control bit provides access to the AIVT. If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

#### 7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset, which forces the PC to zero. The micro-controller then begins program execution at location, 000000h. The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

#### 8.3 Control Registers

The following four Special Function Registers control the operation of the oscillator:

- OSCCON
- CLKDIV
- OSCTUN
- REFOCON

The OSCCON register (Register 8-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources. The CLKDIV register (Register 8-2) controls the features associated with Doze mode, as well as the postscaler for the FRC oscillator.

The OSCTUN register (Register 8-3) allows the user to fine tune the FRC oscillator over a range of approximately  $\pm 1.5\%$ .

The REFOCON register (Register 8-5) controls the frequency of the reference clock out.

#### REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-x, HSC <sup>(1)</sup>	R-x, HSC <sup>(1)</sup>	R-x, HSC <sup>(1)</sup>	U-0	R/W-x <sup>(1)</sup>	R/W-x <sup>(1)</sup>	R/W-x <sup>(1)</sup>
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/S-0	R/W-0	R-0, HSC <sup>(3)</sup>	U-0	R/C-0, HS	R/W-0	R/W-0	R/W-0
CLKLOCK	IOLOCK <sup>(2)</sup>	LOCK		CF	POSCEN	SOSCEN	OSWEN
bit 7							bit 0

Legend:	C = Clearable bit	S = Settable bit	HSC = Hardware Settable/Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
HS = Hardware Settable bit						

#### bit 15 Unimplemented: Read as '0'

bit 14-12 COSC<2:0>: Current Oscillator Selection bits<sup>(1)</sup>

- 111 = Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = Fast RC/16 Oscillator
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
- 000 = Fast RC Oscillator (FRC)
- bit 11 Unimplemented: Read as '0'
- bit 10-8 NOSC<2:0>: New Oscillator Selection bits<sup>(1)</sup>
  - 111 = Fast RC Oscillator with Postscaler (FRCDIV)
  - 110 = Fast RC/16 Oscillator
  - 101 = Low-Power RC Oscillator (LPRC)
  - 100 = Secondary Oscillator (SOSC)
  - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
  - 010 = Primary Oscillator (XT, HS, EC)
  - 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
  - 000 = Fast RC Oscillator (FRC)

#### **Note 1:** Reset values for these bits are determined by the FNOSC Configuration bits.

- 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1', once the IOLOCK bit is set, it cannot be cleared.
- 3: Also resets to '0' during any valid clock switch or whenever a non PLL Clock mode is selected.





#### 8.5.1 SYSTEM CLOCK GENERATION

The system clock is generated from the 96 MHz branch using a configurable postscaler/divider to generate a range of frequencies for the system clock multiplexer. The output of the multiplexer is further passed through a fixed divide-by-3 divider and the final output is used as the system clock. Figure 8-2 shows this logic in the system clock sub-block. Since the source is a 96 MHz signal, the possible system clock frequencies are listed in Table 8-2. The available system clock options are always the same, regardless of the setting of the PLLDIV Configuration bits.

TABLE 8-2:	SYSTEM CLOCK OPTIONS FOR 96 MHz PLL BLOCK

MCU Clock Division (CPDIV<1:0>)	System Clock Frequency (Instruction Rate in MIPS)
None (00)	32 MHz (16)
÷2 (01)	16 MHz (8)
÷4 (10)	8 MHz (4) <sup>(1)</sup>
÷8 (11)	4 MHz (2) <sup>(1)</sup>

**Note 1:** These options are not compatible with USB operation. They may be used whenever the PLL branch is selected and the USB module is disabled.

#### REGISTER 10-2: ANSB: PORTB ANALOG FUNCTION SELECTION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
ANSB15	ANSB14	ANSB13	ANSB12	ANSB11	ANSB10	ANSB9	ANSB8
bit 15							bit 8

bit 7							bit 0
ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0
R/W-1							

Legend:				
R = Readable bit	W = Writable bit	V = Writable bit U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-0 ANSB<15:0>: Analog Function Selection bits

1 = Pin is configured in Analog mode; I/O port read is disabled

0 = Pin is configured in Digital mode; I/O port read is enabled

#### REGISTER 10-3: ANSC: PORTC ANALOG FUNCTION SELECTION REGISTER

U-0	R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0
_	ANSC14	ANSC13	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	U-0	U-0	U-0	U-0
_	—	—	ANSC4 <sup>(1)</sup>	—	—	—	—
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						nown	
bit 15	Unimplomon	tod: Road as '	ר <b>י</b>				

DIT 10	
bit 14-13	ANSC<14:13>: Analog Function Selection bits
	<ul> <li>1 = Pin is configured in Analog mode; I/O port read is disabled</li> <li>0 = Pin is configured in Digital mode; I/O port read is enabled</li> </ul>
bit 12-5	Unimplemented: Read as '0'
bit 4	ANSC4: Analog Function Selection bit <sup>(1)</sup>
	<ul> <li>1 = Pin is configured in Analog mode; I/O port read is disabled</li> <li>0 = Pin is configured in Digital mode; I/O port read is enabled</li> </ul>
bit 3-0	Unimplemented: Read as '0'

Note 1: This bit is not available on 64-pin devices (PIC24FJXXXGB206).

### REGISTER 12-2: TyCON: TIMER3 AND TIMER5 CONTROL REGISTER<sup>(3)</sup>

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON <sup>(1)</sup>	—	TSIDL <sup>(1)</sup>	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
—	TGATE <sup>(1)</sup>	TCKPS1 <sup>(1)</sup>	TCKPS0 <sup>(1)</sup>		—	TCS <sup>(1,2)</sup>	—
bit 7							bit 0

Legend:				
R = Read	able bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Valu	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	TON: Tim	nery On bit <sup>(1)</sup>		
	1 = Start 0 = Stop	s 16-bit Timery s 16-bit Timery		
bit 14	Unimple	mented: Read as '0'		
bit 13	TSIDL: S	top in Idle Mode bit <sup>(1)</sup>		
	1 = Disc 0 = Cont	ontinue module operation whinue module operation in Idle	nen device enters Idle mode e mode	
bit 12-7	Unimple	mented: Read as '0'		
bit 6	TGATE:	Timery Gated Time Accumul	ation Enable bit <sup>(1)</sup>	
	This bit is When TC 1 = Gate 0 = Gate	S = 1 ignored. S = 0: d time accumulation is enab d time accumulation is disab	led	
bit 5-4	TCKPS<	1:0>: Timery Input Clock Pre	escale Select bits <sup>(1)</sup>	
	11 = 1:25 10 = 1:64 01 = 1:8 00 = 1:1	56 I		
bit 3-2	Unimple	mented: Read as '0'		
bit 1	TCS: Tim	ery Clock Source Select bit <sup>(</sup>	1,2)	
	1 = Exte 0 = Inter	rnal clock from pin, TyCK (or nal clock (Fosc/2)	n the rising edge)	
bit 0	Unimple	mented: Read as '0'		
Note 1:	When 32-bit operation; all	operation is enabled (T2CON timer functions are set throu	N<3> or T4CON<3> = 1), thes igh T2CON and T4CON.	e bits have no effect on Timery
2:	If TCS = 1, R	PINRx (TxCK) must be config	jured to an available RPn/RPIn	pin. See Section 10.4 "Peripher

Pin Select (PPS)" for more information.

**3:** Changing the value of TyCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

REGISTER 13-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2									
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
_	_	—	—	—	—	—	IC32		
bit 15							bit 8		
R/W-0	R/W-0 HS	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1		
ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0		
bit 7							bit 0		
Legend:		HS = Hardwa	re Settable bit						
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
		tada Daadaa (	o.'						
DIT 15-9	Unimplemen	tea: Read as	J'						
bit 8	IC32: Cascad	e Two IC Modu	ules Enable bit	(32-bit operation	on)				
	1 = ICx and I 0 = ICx funct	Cy operate in c ions independe	cascade as a 3 ently as a 16-bi	2-bit module (tł t module	his bit must be	set in both moo	dules)		
bit 7	ICTRIG: ICx S	Sync/Trigger Se	elect bit						
<ul> <li>1 = Trigger ICx from the source designated by the SYNCSELx bits</li> <li>0 = Synchronize ICx with the source designated by the SYNCSELx bits</li> </ul>									
bit 6	TRIGSTAT: ⊤	imer Trigger St	atus bit						
	1 = Timer so 0 = Timer so	urce has been urce has not be	triggered and is en triggered a	s running (set ir nd is being helo	n hardware, ca d clear	n be set in soft	ware)		

#### bit 5 Unimplemented: Read as '0'

bit 4-0	SYNCSEL<4:0>: Synchronization/Trigger Source Selection bits
	11111 = Reserved
	11110 = Input Capture 9(2)

11110 -	
11101 =	Input Capture 6 <sup>(2)</sup>
11100 =	CTMU <sup>(1)</sup>
11011 =	A/D <sup>(1)</sup>
11010 =	Comparator 3 <sup>(1)</sup>
11001 =	Comparator 2 <sup>(1)</sup>
11000 =	Comparator 1 <sup>(1)</sup>
10111 =	Input Capture 4 <sup>(2)</sup>
10110 =	Input Capture 3 <sup>(2)</sup>
10101 =	Input Capture 2 <sup>(2)</sup>
10100 =	Input Capture 1 <sup>(2)</sup>
10011 =	Input Capture 8 <sup>(2)</sup>
10010 =	Input Capture 7 <sup>(2)</sup>
1000x =	Reserved
01111 =	Timer5
01110 =	Timer4
01101 =	Timer3
01100 =	Timer2
01011 =	Timer1
01010 =	Input Capture 5(2)
01001 =	Output Compare 9
•	
•	
•	
00010 =	Output Compare 2
00001 =	Output Compare 1
00000 =	Not synchronized to any other module

- Note 1: Use these inputs as trigger sources only and never as sync sources.
  - 2: Never use an IC module as its own trigger source by selecting this mode.

REGISTER 14-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

#### U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 ENFLT1(2) ENFLT2<sup>(2)</sup> OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 bit 15 bit 8 R/W-0 R/W-0, HSC R/W-0, HSC R/W-0, HSC R/W-0 R/W-0 R/W-0 R/W-0 ENFLT0<sup>(2)</sup> OCFLT2<sup>(2)</sup> OCFLT1<sup>(2)</sup> OCFLT0<sup>(2)</sup> TRIGMODE OCM2<sup>(1)</sup> OCM1<sup>(1)</sup> OCM0<sup>(1)</sup> bit 7 bit 0 Legend: HSC = Hardware Settable/Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 OCSIDL: Stop Output Compare x in Idle Mode Control bit 1 = Output Compare x halts in CPU Idle mode 0 = Output Compare x continues to operate in CPU Idle mode OCTSEL<2:0>: Output Compare x Timer Select bits bit 12-10 111 = Peripheral clock (FCY) 110 = Reserved 101 = Reserved 100 = Timer1 clock (only the synchronous clock is supported) 011 = Timer5 clock 010 = Timer4 clock 001 = Timer3 clock 000 = Timer2 clock ENFLT2: Fault Input 2 Enable bit<sup>(2)</sup> bit 9 1 = Fault 2 (Comparator 1/2/3 out) is enabled<sup>(3)</sup> 0 = Fault 2 is disabled bit 8 ENFLT1: Fault Input 1 Enable bit<sup>(2)</sup> 1 = Fault 1 (OCFB pin) is enabled<sup>(4)</sup> 0 = Fault 1 is disabled ENFLT0: Fault Input 0 Enable bit<sup>(2)</sup> bit 7 1 = Fault 0 (OCFA pin) is enabled<sup>(4)</sup> 0 = Fault 0 is disabled OCFLT2: PWM Fault 2 (Comparator 1/2/3) Condition Status bit<sup>(2,3)</sup> bit 6 1 = PWM Fault 2 has occurred 0 = No PWM Fault 2 has occurred OCFLT1: PWM Fault 1 (OCFB pin) Condition Status bit<sup>(2,4)</sup> bit 5 1 = PWM Fault 1 has occurred 0 = No PWM Fault 1 has occurred OCFLT0: PWM Fault 0 (OCFA pin) Condition Status bit<sup>(2,4)</sup> bit 4 1 = PWM Fault 0 has occurred 0 = No PWM Fault 0 has occurred Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section 10.4 "Peripheral Pin Select (PPS)". 2: The Fault input enable and Fault status bits are valid when OCM<2:0> = 111 or 110. 3: The Comparator 1 output controls the OC1-OC3 channels; Comparator 2 output controls the OC4-OC6 channels. Comparator 3 output controls the OC7-OC9 channels.

4: The OCFA/OCFB Fault input must also be configured to an available RPn/RPIn pin. For more information, see Section 10.4 "Peripheral Pin Select (PPS)".

#### REGISTER 14-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits
  - 11111 = This OC module<sup>(1)</sup>
  - 11110 = Input Capture 9<sup>(2)</sup>
  - 11101 = Input Capture 6<sup>(2)</sup>
  - 11100 = CTMU<sup>(2)</sup> 11011 = A/D<sup>(2)</sup>

  - 11010 = Comparator 3<sup>(2)</sup>
  - 11001 = Comparator 2<sup>(2)</sup>
  - 11000 = Comparator 1<sup>(2)</sup>
  - 10111 = Input Capture 4<sup>(2)</sup>
  - 10110 = Input Capture 3<sup>(2)</sup>
  - 10101 = Input Capture 2<sup>(2)</sup>
  - 10100 = Input Capture 1<sup>(2)</sup>
  - 10011 = Input Capture 8<sup>(2)</sup> 10010 = Input Capture 7<sup>(2)</sup>

  - 1000x = Reserved
  - 01111 = Timer5
  - 01110 = Timer4
  - 01101 = Timer3 01100 = Timer2
  - 01011 = Timer1

  - 01010 =Input Capture  $5^{(2)}$
  - 01001 = Output Compare 9<sup>(1)</sup>
  - 01000 = Output Compare 8<sup>(1)</sup>
  - 00111 = Output Compare 7<sup>(1)</sup>  $00110 = Output Compare 6^{(1)}$
  - 00101 = Output Compare 5<sup>(1)</sup>
  - 00100 = Output Compare 4<sup>(1)</sup>
  - 00011 = Output Compare 3<sup>(1)</sup>
  - 00010 = Output Compare  $2^{(1)}$
  - 00001 = Output Compare 1<sup>(1)</sup>
  - 00000 = Not synchronized to any other module
- Note 1: Never use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSEL setting.
  - 2: Use these inputs as trigger sources only and never as sync sources.
  - 3: The DCB<1:0> bits are double-buffered in the PWM modes only (OCM<2:0> (OCxCON1<2:0>) = 111, 110).

BDs have a fixed relationship to a particular endpoint, depending on the buffering configuration. Table 18-2 provides the mapping of BDs to endpoints. This relationship also means that gaps may occur in the BDT if endpoints are not enabled contiguously. This, theoretically, means that the BDs for disabled endpoints could be used as buffer space. In practice, users should avoid using such spaces in the BDT unless a method of validating BD addresses is implemented.

#### 18.2.1 BUFFER OWNERSHIP

Because the buffers and their BDs are shared between the CPU and the USB module, a simple semaphore mechanism is used to distinguish which is allowed to update the BD and associated buffers in memory. This is done by using the UOWN bit as a semaphore to distinguish which is allowed to update the BD and associated buffers in memory. UOWN is the only bit that is shared between the two configurations of BDnSTAT.

When UOWN is clear, the BD entry is "owned" by the microcontroller core. When the UOWN bit is set, the BD entry and the buffer memory are "owned" by the USB peripheral. The core should not modify the BD or its

corresponding data buffer during this time. Note that the microcontroller core can still read BDnSTAT while the SIE owns the buffer and vice versa.

The Buffer Descriptors have a different meaning based on the source of the register update. Register 18-1 and Register 18-2 show the differences in BDnSTAT depending on its current "ownership".

When UOWN is set, the user can no longer depend on the values that were written to the BDs. From this point, the USB module updates the BDs as necessary, overwriting the original BD values. The BDnSTAT register is updated by the SIE with the token PID and the transfer count is updated.

#### 18.2.2 DMA INTERFACE

The USB OTG module uses a dedicated DMA to access both the BDT and the endpoint data buffers. Since part of the address space of the DMA is dedicated to the Buffer Descriptors, a portion of the memory connected to the DMA must comprise a contiguous address space properly mapped for the access by the module.

#### TABLE 18-2: ASSIGNMENT OF BUFFER DESCRIPTORS FOR THE DIFFERENT BUFFERING MODES

	BDs Assigned to Endpoint							
Endpoint	Moo (No Pin	de 0 g-Pong)	Moo (Ping-Pong o	Mode 1 (Ping-Pong on EP0 OUT) (Ping-Pong on all EPs) Mode 3 (Ping-Pong on EP0 OUT) (Ping-Pong on all EPs)		Mode 2 (Ping-Pong on all EPs)		de 3 all other EPs, t EP0)
	Out	In	Out	In	Out	In	Out	In
0	0	1	0 (E), 1 (O)	2	0 (E), 1 (O)	2 (E), 3 (O)	0	1
1	2	3	3	4	4 (E), 5 (O)	6 (E), 7 (O)	2 (E), 3 (O)	4 (E), 5 (O)
2	4	5	5	6	8 (E), 9 (O)	10 (E), 11 (O)	6 (E), 7 (O)	8 (E), 9 (O)
3	6	7	7	8	12 (E), 13 (O)	14 (E), 15 (O)	10 (E), 11 (O)	12 (E), 13 (O)
4	8	9	9	10	16 (E), 17 (O)	18 (E), 19 (O)	14 (E), 15 (O)	16 (E), 17 (O)
5	10	11	11	12	20 (E), 21 (O)	22 (E), 23 (O)	18 (E), 19 (O)	20 (E), 21 (O)
6	12	13	13	14	24 (E), 25 (O)	26 (E), 27 (O)	22 (E), 23 (O)	24 (E), 25 (O)
7	14	15	15	16	28 (E), 29 (O)	30 (E), 31 (O)	26 (E), 27 (O)	28 (E), 29 (O)
8	16	17	17	18	32 (E), 33 (O)	34 (E), 35 (O)	30 (E), 31 (O)	32 (E), 33 (O)
9	18	19	19	20	36 (E), 37 (O)	38 (E), 39 (O)	34 (E), 35 (O)	36 (E), 37 (O)
10	20	21	21	22	40 (E), 41 (O)	42 (E), 43 (O)	38 (E), 39 (O)	40 (E), 41 (O)
11	22	23	23	24	44 (E), 45 (O)	46 (E), 47 (O)	42 (E), 43 (O)	44 (E), 45 (O)
12	24	25	25	26	48 (E), 49 (O)	50 (E), 51 (O)	46 (E), 47 (O)	48 (E), 49 (O)
13	26	27	27	28	52 (E), 53 (O)	54 (E), 55 (O)	50 (E), 51 (O)	52 (E), 53 (O)
14	28	29	29	30	56 (E), 57 (O)	58 (E), 59 (O)	54 (E), 55 (O)	56 (E), 57 (O)
15	30	31	31	32	60 (E), 61 (O)	62 (E), 63 (O)	58 (E), 59 (O)	60 (E), 61 (O)

**Legend:** (E) = Even transaction buffer, (O) = Odd transaction buffer

#### **REGISTER 18-6: U1STAT: USB STATUS REGISTER**

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R-0, HSC	U-0	U-0					
ENDPT3	ENDPT2	ENDPT1	ENDPT0	DIR	PPBI <sup>(1)</sup>	—	—
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	W = Writable bit HSC = Hardware Settable/Clearable bit		learable bit		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8 Unimplemented: Read as '0'

0001 = Endpoint 1
0000 = Endpoint 0
bit 3 DIR: Last BD Direction Indicator bit
<ul> <li>1 = The last transaction was a transmit transfer (TX)</li> <li>0 = The last transaction was a receive transfer (RX)</li> </ul>
bit 2 <b>PPBI:</b> Ping-Pong BD Pointer Indicator bit <sup>(1)</sup>
<ul><li>1 = The last transaction was to the odd BD bank</li><li>0 = The last transaction was to the even BD bank</li></ul>
bit 1-0 Unimplemented: Read as '0'

**Note 1:** This bit is only valid for endpoints with available even and odd BD registers.

FIGURE 20-2:	ALARM MASK SETTINGS

Alarm Mask Setting (AMASK<3:0>)	Day of the Week	Month Day	Hours Minutes Seconds
0000 – Every half second 0001 – Every second			
0010 - Every 10 seconds			
0011 – Every minute			
0100 – Every 10 minutes			m : s s
0101 – Every hour			
0110 – Every day			h h ; m m ; s s
0111 – Every week	d		h h : m m : s s
1000 – Every month		/ d_ d	h h ; m m ; s s
1001 – Every year <sup>(1)</sup>		m m / d d	h h : m m : s s
Note 1: Annually, except when co	nfigured for I	February 29.	

#### REGISTER 26-3: CW3: FLASH CONFIGURATION WORD 3 (CONTINUED)

- bit 11-10 WUTSEL<1:0>: Voltage Regulator Standby Mode Wake-up Time Select bits
  - 11 = Default regulator start-up time is used
  - 01 = Fast regulator start-up time is used
  - $x_0$  = Reserved; do not use

#### bit 9-8 SOSCSEL<1:0>: SOSC Selection Configuration bits

- 11 = Secondary oscillator is in Default (high drive strength) Oscillator mode
- 10 = Reserved; do not use
- 01 = Secondary oscillator is in Low-Power (low drive strength) Oscillator mode
- 00 = External clock (SCLKI) or Digital I/O mode<sup>(2)</sup>
- bit 7-0 WPFP<7:0>: Write Protected Code Segment Boundary Page bits

Designates the 512 instruction words page boundary of the protected code segment. If WPEND = 1:

Specifies the lower page boundary of the code-protected segment; the last page being the last implemented page in the device.

If WPEND = 0:

Specifies the upper page boundary of the code-protected segment; Page 0 being the lower boundary.

- Note 1: Unused in 64-pin devices, maintain at '1'.
  - 2: Ensure that the SCLKI pin is made a digital input while using this configuration, see Table 10-2.
  - **3:** Regardless of WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Word's page, the Configuration Word's page is protected.

#### REGISTER 26-4: CW4: FLASH CONFIGURATION WORD 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 23							bit 16

| r-1      |
|----------|----------|----------|----------|----------|----------|----------|----------|
| reserved |
| bit 15   |          |          |          |          |          |          | bit 8    |

| r-1      |
|----------|----------|----------|----------|----------|----------|----------|----------|
| reserved |
| bit 7    |          |          |          |          |          |          | bit 0    |

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-16 Unimplemented: Read as '0'

bit 15-0 **Reserved:** Always maintain as '1'

NOTES:

### 28.0 INSTRUCTION SET SUMMARY

Note:	This chapter is a brief summary of the
	PIC24F instruction set architecture and is
	not intended to be a comprehensive
	reference source.

The PIC24F instruction set adds many enhancements to the previous PIC<sup>®</sup> MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 28-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 28-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value, 'f'
- The destination, which could either be the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

CMxCON (Comparator x Control,	
Comparators 1-3)	314
CORCON (CPU Core Control)41,	96
CRCCON1 (CRC Control 1)	296
CRCCON2 (CRC Control 2)	297
CRCDATH (CRC Data High)	298
CRCDATL (CRC Data Low)	298
CRCWDATH (CRC Shift High)	299
CRCWDATL (CRC Shift Low)	299
CRCXORH (CRC XOR High)	298
CRCXORL (CRC XOR Polynomial, Low Byte)	297
CTMUCON (CTMU Control)	321
CTMUICON (CTMU Current Control)	322
CVRCON (Comparator Voltage	
Reference Control)	318
CW1 (Flash Configuration Word 1)	324
CW2 (Flash Configuration Word 2)	326
CW3 (Flash Configuration Word 3)	327
CW4 (Flash Configuration Word 4)	328
DEVID (Device ID)	329
DEVREV (Device Revision)	329
I2CxCON (I2Cx Control)	220
I2CxMSK (I2Cx Slave Mode Address Mask)	224
I2CxSTAT (I2Cx Status)	222
ICXCON1 (Input Capture x Control 1)	193
ICxCON2 (Input Capture x Control 2)	104
IECO (Interrupt Enable Control 0)	106
IEC1 (Interrupt Enable Control 1)	100
IEC2 (Interrupt Enable Control 2)	100
IEC2 (Interrupt Enable Control 2)	110
IEC3 (Interrupt Enable Control 4)	110
IEC4 (Interrupt Enable Control 4)	112
IECO (Interrupt Eleg Status 0)	112
	()()
IFSU (Interrupt Flag Status U)	. 99
IFS1 (Interrupt Flag Status 1)	. 99 100
IFS0 (Interrupt Flag Status 0)	.99 100 101
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3)	.99 100 101 103
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4)	. 99 100 101 103 104
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) IFS5 (Interrupt Flag Status 5)	. 99 100 101 103 104 105
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1)	. 99 100 101 103 104 105 . 97
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 2) IFS4 (Interrupt Flag Status 3) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTCON2 (Interrupt Control 2)	. 99 100 101 103 104 105 . 97 . 98
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 2) IFS4 (Interrupt Flag Status 3) IFS5 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 2) INTTREG (Interrupt Control 2) INTTREG (Interrupt Control 2)	. 99 100 101 103 104 105 . 97 . 98 134
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 2) IFS4 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 0) IPC0 (Interrupt Priority Control 0) IPC0 (Interrupt Priority Control 0)	. 99 100 101 103 104 105 . 97 . 98 134 113
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 2) IFS4 (Interrupt Flag Status 3) IFS5 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC1 (Interrupt Priority Control 1) IPC1 (Interrupt Priority Control 1)	. 99 100 101 103 104 105 . 97 . 98 134 113 114
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC10 (Interrupt Priority Control 10)	. 99 100 101 103 104 105 . 97 . 98 134 113 114 123
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 0) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC11 (Interrupt Priority Control 11)	.99 100 101 103 104 105 .97 .98 134 113 114 123 124
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 0) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC12 (Interrupt Priority Control 12)	.99 100 101 103 104 105 .97 .98 134 113 114 123 124
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13)	.99 100 101 103 104 105 .97 .98 134 113 124 123 124 125
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 0) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 1) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 15) IPC15 (Interrupt Priority Control 15)	.99 100 101 103 104 105 .97 .98 134 113 114 123 124 125 126
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 1) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC16 (Interrupt Priority Control 16) IPC16 (Interrupt Priority Control 16)	.99 100 101 103 104 105 .97 .98 134 113 124 123 124 125 126 127 128
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18)	.99 100 101 103 104 105 .97 .98 134 113 124 123 124 125 126 127 128
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC16 (Interrupt Priority Control 15) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 19)	.99 100 101 103 104 105 .97 .98 134 113 124 125 126 127 128 129
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC16 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC19 (Interrupt Priority Control 2) IPC19 (Interrupt Priority Control 2)	.99 100 101 103 104 105 .97 .98 134 113 124 125 126 127 128 129 129
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC19 (Interrupt Priority Control 19) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2)	.99 100 101 103 104 105 .97 .98 134 113 124 123 124 125 126 127 128 129 129 115
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Control 2) IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 12) IPC12 (Interrupt Priority Control 13) IPC13 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC19 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2)	.99 100 101 103 104 105 .97 .98 134 113 124 125 126 127 128 129 129 115 130 131
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 10) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC16 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 2)	.99 100 101 103 104 105 .97 .98 134 113 124 125 126 127 128 129 115 130 131 132
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 3) IFS5 (Interrupt Flag Status 4) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 10) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC16 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC19 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 2) IPC23 (Interrupt Priority Control 23)	.99 100 101 103 104 105 .97 .98 134 113 124 125 126 127 128 129 129 129 129 131 132 133
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 3) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC16 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC19 (Interrupt Priority Control 17) IPC19 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC23 (Interrupt Priority Control 23) IPC3 (Interrupt Priority Control 3) IPC3 (Interrupt Priority Control 23) IPC3 (Interrupt Priority Control 3)	.99         100         101         103         104         105         .97         .98         134         123         124         125         126         127         128         129         115         130         131         132         133         14
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 3) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Control 2) IPC1 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 10) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC16 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC19 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC23 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 2) IPC23 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC4 (Interrupt Priority Control 4)	.99 100 101 103 104 105 .97 .98 134 113 124 125 126 127 128 129 115 130 131 132 133 116 117
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 3) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Control 2) IPC1 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 10) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC16 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC19 (Interrupt Priority Control 19) IPC22 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC23 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 2) IPC23 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5)	.99         .90         .100         .101         .103         .104         .105         .97         .98         .134         .123         .124         .125         .126         .127         .128         .129         .130         .131         .132         .133         .116         .117         .118
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 3) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC16 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC19 (Interrupt Priority Control 19) IPC22 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC23 (Interrupt Priority Control 2) IPC23 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6)	999 100 101 103 104 105 97 98 134 113 124 123 124 125 126 127 128 129 115 130 131 132 133 116 117 118
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 3) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 2) IPC1 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC16 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC19 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC23 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 7) IPC7 (Interrupt Priority Control 7)	.99 100 101 103 104 105 .97 134 113 114 123 124 125 126 127 128 129 129 115 130 131 132 133 116 117 118 119
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 3) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC19 (Interrupt Priority Control 18) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC23 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8)	.99 100 101 103 104 105 .97 134 113 124 125 129 129 129 129 115 130 131 132 133 116 117 118 119 120
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 3) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC19 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC23 (Interrupt Priority Control 2) IPC23 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) IPC9 (Interrupt Priority Control 9)	.99 100 101 103 104 105 .97 134 113 124 125 129 129 129 129 115 130 131 132 133 116 117 118 120 121
IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 3) IFS5 (Interrupt Flag Status 5) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC19 (Interrupt Priority Control 17) IPC22 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC23 (Interrupt Priority Control 2) IPC23 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 2) IPC24 (Interrupt Priority Control 2) IPC26 (Interrupt Priority Control 2) IPC26 (Interrupt Priority Control 2) IPC27 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) MINSEC (RTCC Minutes and Seconds Value)	.99 100 101 103 104 105 .97 113 114 123 124 125 129 129 115 130 131 132 133 116 117 118 122 123 133

NVMCON (Flash Memory Control)	81
OCxCON1 (Output Compare x Control 1)	200
OCxCON2 (Output Compare x Control 2)	202
OSCCON (Oscillator Control)	139
OSCTUN (FRC Oscillator Tune)	142
PADCFG1 (Pad Configuration Control)	279, 284
PMCON1 (EPMP Control 1)	271
PMCON2 (EPMP Control 2)	272
PMCON3 (EPMP Control 3)	273
PMCON4 (EPMP Control 4)	274
PMCSxBS (Chip Select x Base Address)	276
PMCSxCF (Chip Select x Configuration)	
PMCSxMD (Chip Select x Mode)	
PMSTAT (EPMP Status, Slave Mode)	
RCFGCAL (RTCC Calibration and	
RCON (Reset Control)	
REFOCON (Reference Oscillator Control)	
RPINRN (PPS input)	163-173
	174–181
SPIXCON1 (SPIX Control 1)	
SPIXCONZ (SPIX Control 2)	
SR (ALU STATUS)	40, 95
TICON (Timer'i Control)	
TXCON (Timer2 and Timer4 Control)	100
UICNEC1 (USB Address)	
U1CNEG2 (USB Configuration 2)	
LICON (USB Control Device Mode)	
LICON (USB Control, Bevice Mode)	255
LITELE (LISB Error Interrupt Enable)	265
U1EIR (USB Error Interrupt Status)	264
LIEPn (USB Endpoint n Control)	266
U1IF (USB Interrupt Enable)	263
U1IR (USB Interrupt Status, Device Mode)	
U1IR (USB Interrupt Status, Host Mode)	
U10TGCON (USB OTG Control)	
U10TGIE (USB OTG Interrupt Enable.	
Host Mode)	
U10TGIR (USB OTG Interrupt Status,	
Host Mode)	259
U1OTGSTAT (USB OTG Status, Host Mode)	250
U1PWMCON USB (VBUS PWM	
Generator Control)	267
U1PWRC (USB Power Control)	252
U1SOF (USB OTG Start-of-Token Threshold,	
Host Mode)	257
U1STAT (USB Status)	253
U1TOK (USB Token, Host Mode)	256
UxMODE (UARTx Mode)	228
UxSTA (UARTx Status and Control)	230
WKDYHR (RTCC Weekday and Hours Value)	) 287
YEAR (RTCC Year Value)	286
Resets	
BOR (Brown-out Reset)	85
Clock Source Selection	88
CM (Configuration Mismatch Reset)	85
Delay Times	89
POR (Power-on Reset)	
ROON Flags Operation	87