

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj256gb206t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Pin Diagram – Top View (121-Pin BGA)<sup>(1)</sup>

	1	2	3	4	5	6	7	8	9	10	11
A	ORE4	RE3	RG13	O RE0	ORG0	RF1		O N/C	RD12	RD2	ORD1
в	O N/C	RG15	RE2	O RE1	O RA7	O RF0	O Vcap	RD5	RD3	O Vss	O RC14
с	e RE6	O Vdd	RG12	O RG14	O RA6	O N/C	O RD7	RD4	O VDD	O RC13	RD11
D	RC1	RE7	RE5	O Vss	O Vss	O N/C	O RD6	RD13	RD0	O n/c	RD10
Е	O RC4	RC3	O RG6	RC2	O Vdd	ORG1	O N/C	ORA15	RD8	RD9	RA14
F		O RG8	O RG9	O RG7	O Vss	O n/c	O N/C	O Vdd	O OSCI/ RC12	O Vss	O OSCO/ RC15
G	RE8	O RE9	RA0	O N/C	O Vdd	O Vss	O Vss	O N/C	RA5	RA3	O RA4
н	O PGEC3/ RB5	O PGED3/ RB4	O Vss	O Vdd	O N/C	O Vdd	O n/c	O VBUS/RF7	O Vusb	O D+/RG2	RA2
J	O RB3	O RB2	O PGED2/RB7	O AVDD	O RB11	RA1	O RB12	O N/C	O N/C	RF8	O D-/RG3
к	O PGEC1/ RB1	O PGED1/ RB0	O RA10	O RB8	O N/C	RF12	O RB14	O Vdd	RD15	USBID/ RF3	RF2
L	O PGEC2/ RB6	O RA9	O AVss	O RB9	O RB10	<b>O</b> RF13	O RB13	O RB15	<b>R</b> D14	RF4	RF5

**Note 1:** See Table 3 for complete functional pinout descriptions.

**Legend: RPn** and **RPIn** represent remappable pins for Peripheral Pin Select functions. Shaded pins indicate pins tolerant to up to +5.5V.

#### 2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.


Layout suggestions are shown in Figure 2-4. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals in close proximity to the oscillator are benign (i.e., free of high frequencies, short rise and fall times and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro<sup>®</sup> Devices"
- AN849, "Basic PICmicro<sup>®</sup> Oscillator Design"
- AN943, "Practical PICmicro<sup>®</sup> Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

#### FIGURE 2-4: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



CTBUF         0144         Input Capture 1         Input Capture 2         Input Capture 3         Input Capture 3 <t< th=""><th>ABLE 4</th><th>4-8:</th><th>INPU</th><th>I CAPI</th><th>URE R</th><th>EGISTE</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></t<>	ABLE 4	4-8:	INPU	I CAPI	URE R	EGISTE													
CICON2       0142	ile Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1BUF         0144         Input Capture 1         Input Capture 2         Input Capture 3         Input Capture 3 <t< td=""><td>1CON1</td><td>0140</td><td>_</td><td>_</td><td>ICSIDL</td><td>ICTSEL2</td><td>ICTSEL1</td><td>ICTSEL0</td><td>_</td><td>—</td><td>_</td><td>ICI1</td><td>ICI0</td><td>ICOV</td><td>ICBNE</td><td>ICM2</td><td>ICM1</td><td>ICM0</td><td>0000</td></t<>	1CON1	0140	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
GTMR       0146       input Capture 1 Timer Value Register         GCTMR       0146       —       —       —       ICTSEL2       ICTSEL2       ICTSEL0       —       —       ICT       ICT0       ICOV       ICON       ICON <t< td=""><td>1CON2</td><td>0142</td><td>_</td><td>_</td><td>_</td><td>—</td><td>_</td><td>_</td><td>_</td><td>IC32</td><td>ICTRIG</td><td>TRIGSTAT</td><td>—</td><td>SYNCSEL4</td><td>SYNCSEL3</td><td>SYNCSEL2</td><td>SYNCSEL1</td><td>SYNCSEL0</td><td>000D</td></t<>	1CON2	0142	_	_	_	—	_	_	_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
C2CON1         0148         —         —         ICSIDL         ICTSEL2         ICTSEL1         ICTSEL0         —         —         ICT         ICD         ICOV         ICBNE         ICAL         ICM         ICAL         ICAL <thi< td=""><td>1BUF</td><td>0144</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Input Cap</td><td>oture 1 Buffe</td><td>er Register</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></thi<>	1BUF	0144								Input Cap	oture 1 Buffe	er Register							0000
C2CON2         014A	1TMR	0146								Input Captur	e 1 Timer Va	alue Register							xxxx
C2BUF         014C         Input Capture 2 Buffer Register           IC2TMR         014E         Input Capture 2 Timer Value Register           IC3CON1         0152         —         —         —         —         —         —         —         —         —         SYNCSEL3	2CON1	0148	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
C2TMR         014E         input Capture 2 Timer Value Register           IC3CON1         0150         -         -         ICSID         ICTSL2         ICTSL1         ICTSL0         -         -         ICI1         ICO         ICON         ICBNE         ICM2         ICM1         ICM2         ICM2         ICM1         ICM2         ICM2         ICM1         ICI3           IC3DCN2         0154         -         -         -         -         -         ICI1         ICI0         ICOV         ICBNE         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL4         SYNCSEL4         SYNCSEL4         SYNCSEL4         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL4         SYNCSEL4         SYNCSEL4         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL4         SYNCSEL4         SYNCSEL4         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL4         SYNCSEL4         SYNCSEL4	2CON2	014A	_	_	_	_	_		_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
C3CONT         0150         —         —         ICTSL         ICTSL         ICTSL         ICTSL         ICTSL         ICTSL         ICM2         ICM2         ICM2         ICM2         ICM2         ICM1         ICM2         ICM2         ICM2         ICM2         ICM2         ICM1         ICM2         ICM1         ICM2         <	2BUF	014C				•				Input Cap	oture 2 Buffe	er Register		•	•	•	•	•	0000
C3CON2       0152          IC32       ICTRIG       TRIGSTAT        SYNCSEL3       SYNCSEL4 <td>2TMR</td> <td>014E</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Input Captur</td> <td>e 2 Timer Va</td> <td>alue Register</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>xxxx</td>	2TMR	014E								Input Captur	e 2 Timer Va	alue Register							xxxx
C3BUF         0154         Input Capture 3 Buffer Register           IC3TMR         0156	3CON1	0150	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
ICSTMR         0156         Input Capture 3 Timer Value Register           IC4CON1         0158         -         -         ICSDL         ICTSEL2         ICTSEL1         ICTSEL0         -         -         IC11         ICO         ICOV         ICBNE         ICM2         ICM1         ICIT	3CON2	0152	_	_	_	—	_	_		IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC4CON1         0158	3BUF	0154				•				Input Cap	oture 3 Buffe	er Register		•	•	•	•	•	0000
IC4CON2       015A       —       —       —       —       —       IC32       ICTRIG       TRIGSTAT       —       SYNCSEL3       SYNC	3TMR	0156								Input Captur	e 3 Timer Va	alue Register							xxxx
IC4BUF         015C         Input Capture 4 Buffer Register           IC4TMR         015E         Input Capture 4 Timer Value Register           IC5C0N1         0160         —         —         ICSIDL         ICTSEL2         ICTSEL1         ICTSEL0         —         —         IC1         IC10         ICOV         ICBNE         ICM1         ICSON2           IC5C0N2         0162         —         —         —         —         —         IC11         IC10         ICOV         ICBNE         ICM1         ICSCON2           IC5C0N2         0164         —         —         —         —         Input Capture 5 Buffer Register           IC6C0N1         0168         —         —         ICSIDL         ICTSEL2         ICTSEL1         ICTSEL0         —         —         IC11         IC10         ICOV         ICBNE         SYNCSEL2         SYNCSEL3	4CON1	0158	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4TMR       016E       Input Capture 4 Timer Value Register         IC5CON1       0160       -       -       ICSIDL       ICTSEL2       ICTSEL1       ICTSEL0       -       -       IC11       IC10       ICOV       ICBNE       ICM2       ICM1       IC         IC5CON1       0160       -       -       -       -       -       -       SYNCSEL3       SYNCSEL4       SYNCSEL3	4CON2	015A	_	_	_	—	_	_	_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
ICSCON1       0160       -       -       ICSID       ICTSEL2       ICTSEL1       ICTSEL1       ICTSEL0       -       -       ICI       ICI0       ICOV       ICBNE       ICM2       ICM1       ICM1         ICSCON2       0162       -       -       -       -       -       ICTSEL1       ICTSEL1       ICTSEL1       ICTSEL1       ICTSEL2       ICTSEL2       ICTSEL2       SYNCSEL3       SYNCSEL3 <td< td=""><td>4BUF</td><td>015C</td><td></td><td></td><td></td><td>•</td><td></td><td></td><td></td><td>Input Cap</td><td>oture 4 Buffe</td><td>er Register</td><td></td><td>•</td><td>•</td><td>•</td><td>•</td><td>•</td><td>0000</td></td<>	4BUF	015C				•				Input Cap	oture 4 Buffe	er Register		•	•	•	•	•	0000
ICSCON2       0162       —       —       —       —       —       IC32       ICTRIG       TRIGSTAT       —       SYNCSEL3       SYNC	4TMR	015E								Input Captur	e 4 Timer Va	alue Register							xxxx
ICSBUF       0164       Input Capture 5 Buffer Register         ICSTMR       0166       Input Capture 5 Timer Value Register         ICSCON1       0168         ICSIDL       ICTSEL2       ICTSEL2       ICTSEL1       ICTSEL0         IC11       IC0       ICOV       ICBNE       ICM2       ICM1       ICM2       ICM1       IC         IC6BUF       0166            IC32       ICTRIG       TRIGSTAT        SYNCSEL3       SYNCSEL2       SYNCSEL2       SYNCSEL3	5CON1	0160	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
ICSTMR       0166       Input Capture 5 Timer Value Register         IC6CON1       0168       -       -       ICSIDL       ICTSEL2       ICTSEL1       ICTSEL0       -       -       IC11       ICI0       ICOV       ICBNE       ICM2       ICM1       IC         IC6CON2       016A       -       -       -       -       -       IC11       ICI0       ICOV       ICBNE       ICM2       ICM1       IC         IC6BUF       016C       -       -       -       -       Input Capture 6 Buffer Register       Input Capture 6 Timer Value Register       ICOV       ICBNE       ICM2       ICM1       IC         IC7CON1       0170       -       -       ICSIDL       ICTSEL2       ICTSEL1       ICTSEL0       -       -       IC11       ICI0       ICOV       ICBNE       ICM2       ICM1       ICM2       ICM1       ICCV       ICM2       ICM1       ICM2	5CON2	0162		_		_			_	IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC6CON1         0168         -         -         IC3DL         ICTSEL2         ICTSEL1         ICTSEL0         -         -         IC11         IC10         ICOV         ICBNE         ICM2         ICM1           IC6C0N2         016A         -         -         -         -         ICTRIG         TRIGSTAT         -         SYNCSEL3         SYNCSEL2         SYNCSEL3         SY	5BUF	0164				•				Input Cap	oture 5 Buffe	er Register		•	•	•	•	•	0000
IC6CON2       016A       —       —       —       —       —       IC32       ICTRIG       TRIGSTAT       —       SYNCSEL3       SYNC	5TMR	0166								Input Captur	e 5 Timer Va	alue Register							xxxx
IC6BUF       016C       Input Capture 6 Buffer Register         IC6TMR       016E       Input Capture 6 Timer Value Register         IC7CON1       0170       -       -       ICTSEL2       ICTSEL2       ICTSEL1       ICTSEL0       -       -       IC11       IC10       ICOV       ICBNE       ICM2       ICM1       I         IC7CON1       0170       -       -       -       -       -       -       IC12       ICI1       ICI0       ICOV       ICBNE       ICM2       ICM1       I         IC7CON2       0172       -       -       -       -       -       -       -       IC32       ICTRIG       TRIGSTAT       -       SYNCSEL3       SYN	6CON1	0168	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
ICGTMR         016E         Input Capture 6 Timer Value Register           ICGTON1         0170         -         -         ICSIDL         ICTSEL2         ICTSEL1         ICTSEL0         -         -         IC11         ICI0         ICOV         ICBNE         ICM2         ICM1         ICM1           IC7CON1         0170         -         -         -         -         IC11         ICI0         ICOV         ICBNE         ICM2         ICM1         ICM1           IC7CON2         0172         -         -         -         -         IC32         ICTRIG         TRIGSTAT         -         SYNCSEL3         SYNCSEL2         SYNCSEL2         SYNCSEL3         SYNCSEL2         SYNCSEL2         SYNCSEL1         SYNCSEL3         SYNCSEL2         SYNCSEL3         SYNCSEL2         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL2         SYNCSEL3         SYNCSEL2         SYNCSEL4         SYNCSEL4         SYNCSEL3         SYNCSEL2         SYNCSEL3         SYNCSEL3         SYNCSEL2         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL3         SYNCSEL2         SYNCSEL3         SYNCSEL3         SYNCSEL2         SYNCSEL3         SYNCSEL3         SYNCSEL2         SYNCSEL3         SYNCSEL3         <	6CON2	016A	_	_	_	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
ICTCON1         0170         —         ICSIDL         ICTSEL2         ICTSEL1         ICTSEL0         —         —         IC11         IC10         ICOV         ICBNE         ICM2         ICM1         ICM1           IC7CON2         0172         —         —         —         —         —         —         ICTSEL1         ICTSEL2         ICTSEL1         ICTSEL0         —         —         IC11         IC10         ICOV         ICBNE         ICM2         ICM1         ICM1           IC7C0N2         0172         —         —         —         —         —         —         IC32         ICTRIG         TRIGSTAT         —         SYNCSEL3         SYNCSEL2         SYNCSEL1         SYNCSEL3         SYNCSEL2         SYNCSEL1         ICTSUN         ICTSUN         ICTSUN         ICTSEL2         ICTSEL1         ICTSEL0         —         —         —         IC11         IC10         ICOV         ICBNE         ICM2         ICM1         ICM1         ICM2         ICM1         ICM2         ICM1         ICM1         ICM2         ICM1	6BUF	016C				•				Input Cap	oture 6 Buffe	er Register		•	•	•	•	•	0000
IC7CON2       0172       -       -       -       -       IC32       ICTRIG       TRIGSTAT       -       SYNCSEL3       SYNCSEL2       SYNCSEL2       SYNCSEL3       SYNCSEL2       SYNCSEL3       <	6TMR	016E								Input Captur	e 6 Timer Va	alue Register							xxxx
IC7BUF       0174       Input Capture 7 Buffer Register         IC7TMR       0176       Input Capture 7 Timer Value Register         IC8CON1       0178       —       —       ICTSEL2       ICTSEL3	7CON1	0170	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC7TMR       0176       Input Capture 7 Timer Value Register         IC8CON1       0178       -       -       ICSIDL       ICTSEL2       ICTSEL1       ICTSEL0       -       -       -       ICI1       ICI0       ICOV       ICBNE       ICM2       ICM1       ICM1         IC8CON1       0178       -       -       ICSIDL       ICTSEL2       ICTSEL1       ICTSEL0       -       -       -       ICI1       ICI0       ICOV       ICBNE       ICM2       ICM1       ICM1         IC8CON2       017A       -       -       -       -       -       -       -       -       SYNCSEL3       SYNCSEL4       SYNCSEL4       SYNCSEL4       SYNCSEL4       SYNCSEL4       SYNCSEL3       SYNCSEL4       SYNCSEL4       SYNCSEL3       SYNCSEL4       SYNCSEL3       SYNCSEL3       SYNCSEL4       SYNCSEL4       SYNCSEL4       SYNCSEL4       SYNCSEL3       SYNCSEL4	7CON2	0172	_	_	_	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC8CON1       0178       -       -       ICSIDL       ICTSEL2       ICTSEL1       ICTSEL0       -       -       -       ICI1       ICI0       ICOV       ICBNE       ICM2       ICM1       ICM1         IC8CON2       017A       -       -       -       -       IC32       ICTRIG       TRIGSTAT       -       SYNCSEL3       SYNCSEL2       SYNCSEL3       SYNCSEL4       SYNCSEL4       SYNCSEL4       SYNCSEL4       SYNCSE13       SYNCSEL4       SYNCSE13       SYNCSE14       SYNCSE12       SYNCSE14       SY	7BUF	0174								Input Cap	oture 7 Buffe	er Register							0000
IC8CON2       017A       —       —       —       —       —       IC32       ICTRIG       TRIGSTAT       —       SYNCSEL3       SYNCSEL2       SYNCSEL3       SYNC	7TMR	0176								Input Captur	e 7 Timer Va	alue Register							xxxx
IC8BUF       017C       Input Capture 8 Buffer Register         IC8TMR       017E       Input Capture 8 Buffer Register         IC9CON1       0180       —       —       ICSIDL       ICTSEL2       ICTSEL2       ICTSEL1       ICTSEL0       —       —       —       ICI1       ICI0       ICOV       ICBNE       ICM2       ICM1       ICM1         IC9CON2       0182       —       —       —       —       —       —       IC32       ICTRIG       TRIGSTAT       —       SYNCSEL3       SYNCSEL2       SYNCSEL1       S         IC9BUF       0184	8CON1	0178	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC8TMR       017E       Input Capture 8 Timer Value Register         IC9CON1       0180       —       —       ICSIDL       ICTSEL2       ICTSEL2       ICTSEL1       ICTSEL0       —       —       ICI1       ICI0       ICOV       ICBNE       ICM2       ICM1       ICM1         IC9CON2       0182       —       —       —       —       —       IC32       ICTRIG       TRIGSTAT       —       SYNCSEL3       SYNCSEL2       SYNCSEL1       SYNCSEL1       SYNCSEL4       SYNCSEL3       SYNCSEL2       SYNCSEL1       SYNCSEL3       SYNCSEL4       SYNCSEL4       SYNCSEL3       SYNCSEL2       SYNCSEL1       SYNCSEL4       SYNCSEL5 <t< td=""><td>8CON2</td><td>017A</td><td>—</td><td>_</td><td>—</td><td>_</td><td></td><td></td><td>_</td><td>IC32</td><td>ICTRIG</td><td>TRIGSTAT</td><td></td><td>SYNCSEL4</td><td>SYNCSEL3</td><td>SYNCSEL2</td><td>SYNCSEL1</td><td>SYNCSEL0</td><td>000D</td></t<>	8CON2	017A	—	_	—	_			_	IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC9CON1       0180         ICSIDL       ICTSEL2       ICTSEL1       ICTSEL0         ICI1       ICI0       ICOV       ICBNE       ICM2       ICM1         IC9CON2       0182          IC32       ICTRIG       TRIGSTAT        SYNCSEL4       SYNCSEL3       SYNCSEL2       SYNCSEL1       SYNCSEL4       SYNCSEL3       SYNCSEL4       SYNCSEL3       SYNCSEL1       SYNCSEL4	8BUF	017C								Input Cap	oture 8 Buffe	er Register							0000
IC9CON2       0182       —       —       —       —       IC32       ICTRIG       TRIGSTAT       —       SYNCSEL3       SYNCSEL2       SYNCSEL1       SYNCSEL3         IC9BUF       0184	8TMR	017E								Input Captur	e 8 Timer Va	alue Register							xxxx
IC9BUF     0184     Input Capture 9 Buffer Register       IC9TMR     0186     Input Capture 9 Timer Value Register	9CON1	0180	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC9TMR 0186 Input Capture 9 Timer Value Register	9CON2	0182	_	_	—	—	—	_	_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
	9BUF	0184								Input Cap	oture 9 Buffe	er Register			•			•	0000
	9TMR	0186								Input Captur	e 9 Timer Va	alue Register							xxxx
Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	egend:	— = u	nimplement	ed, read as	'0'. Reset v	alues are sh	own in hexa	decimal.											<u> </u>

#### **TABLE 4-8:** INPUT CAPTURE REGISTER MAP

#### TABLE 4-21: ADC REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
AD1CON1	0320	ADON	_	ADSIDL	_	_	_	FORM1	FORM0	SSRC2	SSRC1	SSRC0	_	_	ASAM	SAMP	DONE	0000
AD1CON2	0322	VCFG2	VCFG1	VCFG0	r	_	CSCNA			BUFS	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CON3	0324	ADRC	r	r	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS	0328	CH0NB	_	_	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA	—		CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1CSSH	032E	_			_	CSSL27	CSSL26	CSSL25	CSSL24	CSSL23 <sup>(1)</sup>	CSSL22 <sup>(1)</sup>	CSSL21 <sup>(1)</sup>	CSSL20 <sup>(1)</sup>	CSSL19 <sup>(1)</sup>	CSSL18 <sup>(1)</sup>	CSSL17 <sup>(1)</sup>	CSSL16 <sup>(1)</sup>	0000
AD1CSSL	0330	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000

Legend: — = unimplemented, read as '0', r = Reserved, maintain as '0'. Reset values are shown in hexadecimal. Note 1: Unimplemented in 64-pin devices, read as '0'

#### TABLE 4-22: CTMU REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUCON	033C	CTMUEN		CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	EDG2POL	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	0000
CTMUICON	033E	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	_	_	_	_	_	_	_	_	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### 5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused address should be programmed with FFFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

**Note:** Writing to a location multiple times without erasing is *not* recommended.

All of the table write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

#### 5.3 JTAG Operation

The PIC24F family supports JTAG boundary scan. Boundary scan can improve the manufacturing process by verifying pin to PCB connectivity.

#### 5.4 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the program executive, to manage the programming process. Using an SPI data frame format, the program executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

#### 5.5 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.6 "Programming Operations"** for further details.

#### 5.6 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

#### 6.1 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSC bits in Flash Configuration Word 2 (CW2) (see Table 6-2). The RCFGCAL and NVMCON registers are only affected by a POR.

#### 6.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 6-3. Note that the system Reset signal, SYSRST, is released after the POR delay time expires.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The Fail-Safe Clock Monitor (FSCM) delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

### 6.3 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 6-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 8.0 "Oscillator Configuration"** for further details.

TABLE 6-2:	OSCILLATOR SELECTION vs.
	TYPE OF RESET (CLOCK
	SWITCHING ENABLED)

Reset Type	Clock Source Determinant				
POR	FNOSC Configuration bits (CW2<10:8>)				
BOR					
MCLR					
WDTO	COSC Control bits (OSCCON<14:12>)				
SWR	(000001(11.12))				

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
_	RTCIE		_	_	_	_	
bit 15		•					bit
U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0
—	INT4IE <sup>(1)</sup>	INT3IE <sup>(1)</sup>		—	MI2C2IE	SI2C2IE	—
bit 7							bit
Legend:							
R = Readal		W = Writable	bit	•	mented bit, read		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15	-	ted: Read as 'o					
bit 14		Time Clock/Ca	•	t Enable bit			
		request is enat					
	•	request is not e					
bit 13-7	-	ted: Read as '					
bit 6		nal Interrupt 4					
		request is enat request is not e					
bit 5	•	nal Interrupt 3					
		request is enat					
		request is not e					
bit 4-3	Unimplemen	ted: Read as '	)'				
bit 2	MI2C2IE: Mas	ster I2C2 Even	t Interrupt Enal	ble bit			
	1 = Interrupt	request is enat	led				
	0 = Interrupt	request is not e	enabled				
bit 1	SI2C2IE: Slav	ve I2C2 Event I	nterrupt Enabl	e bit			
		request is enat					
	•	request is not e					
bit 0	Unimplemen	ted: Read as '	)'				
Note 1:	f an external inte	rrupt is enabled	the interrupt	input must also	o be configured	to an available	RPx or RPI

#### REGISTER 7-14: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPx or RPIx pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

#### 10.4.3.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains two 6-bit fields, with each field being associated with one RPn pin (see Register 10-29 through Register 10-44). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 10-4).

Because of the mapping technique, the list of peripherals for output mapping also includes a null value of '000000'. This permits any given pin to remain disconnected from the output of any of the pin-selectable peripherals.

<b>TABLE 10-4</b> :	SELECTABLE OUTPUT SOURCES (	(MAPS FUNCTION TO OUTPUT)

Output Function Number <sup>(1)</sup>	Function	Output Name
0	NULL <sup>(2)</sup>	Null
1	C1OUT	Comparator 1 Output
2	C2OUT	Comparator 2 Output
3	U1TX	UART1 Transmit
4	U1RTS <sup>(3)</sup>	UART1 Request To Send
5	U2TX	UART2 Transmit
6	U2RTS <sup>(3)</sup>	UART2 Request To Send
7	SDO1	SPI1 Data Output
8	SCK10UT	SPI1 Clock Output
9	SS1OUT	SPI1 Slave Select Output
10	SDO2	SPI2 Data Output
11	SCK2OUT	SPI2 Clock Output
12	SS2OUT	SPI2 Slave Select Output
18	OC1	Output Compare 1
19	OC2	Output Compare 2
20	OC3	Output Compare 3
21	OC4	Output Compare 4
22	OC5	Output Compare 5
23	OC6	Output Compare 6
24	OC7	Output Compare 7
25	OC8	Output Compare 8
28	U3TX	UART3 Transmit
29	U3RTS <sup>(3)</sup>	UART3 Request To Send
30	U4TX	UART4 Transmit
31	U4RTS <sup>(3)</sup>	UART4 Request To Send
32	SDO3	SPI3 Data Output
33	SCK3OUT	SPI3 Clock Output
34	SS3OUT	SPI3 Slave Select Output
35	OC9	Output Compare 9
36	C3OUT	Comparator 3 Output
37-63	(unused)	NC

**Note 1:** Setting the RPORx register with the listed value assigns that output function to the associated RPn pin.

2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function.

3: IrDA<sup>®</sup> BCLK functionality uses this output.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON		TSIDL			_	—	—
bit 15							bit
	<b>D</b> #44 0	<b>D</b> 444 0	<b>D M U O</b>		<b>D</b> # M A	<b>D M M O</b>	
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15	TON: Timer1	On hit					
DIC 15	1 = Starts 16						
	0 = Stops 16						
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	TSIDL: Stop i	in Idle Mode bit	:				
		ue module ope			le mode		
		module opera		le			
bit 12-7	•	ted: Read as '					
bit 6		er1 Gated Time	Accumulation	Enable bit			
	When TCS = This bit is ign						
	When TCS =	0:					
		ne accumulatio					
bit 5-4		ne accumulatio Timer1 Input		Soloct hite			
DIL 3-4	11 = 1:256	. Timer Tinput					
	10 = 1:64						
	01 = 1:8						
	00 = 1:1						
bit 3	-	ted: Read as '					
bit 2		er1 External Clo	ock Input Sync	hronization Sel	lect bit		
	$\frac{\text{When TCS}}{1 = \text{Synchror}}$	<u>1:</u> nize external cl	ock input				
		nchronize external co		ıt			
	When TCS =	0:	•				
	This bit is ign						
bit 1		Clock Source S					
		clock from T1C clock (Fosc/2)	K pin (on the r	ising edge)			
bit 0		ted: Read as '	0'				
	Changing the values of the set and is not re		hile the timer i	s running (TON	N = 1) causes th	ne timer prescal	e counter to

R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7	•						bit (
Legend:		HC = Hardwa	are Clearable bi	t			
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15	<b>I2CEN:</b> I2Cx	Enable bit					
	1 = Enables 0 = Disables	the I2Cx modules the I2	lle and configure ule; all l <sup>2</sup> C™ pin	es the SDAx ar	nd SCLx pins a d by port functi	s serial port pir ons	าร
bit 14		nted: Read as	-		,		
bit 13	-	op in Idle Mode					
			peration when d		n Idle mode		
			ation in Idle mo				
bit 12			ontrol bit (when	operating as I <sup>2</sup>	C slave)		
		s SCLx clock CLx clock low (	clock stretch)				
	If STREN = :		,				
	•		y write '0' to initi			,	rdware is clea
	If STREN = (	-	nsmission. Hard	dware is clear a	at the end of sla	ave reception.	
		., software may	/ only write '1' to	release clock)	. Hardware is c	clear at the beg	inning of slave
bit 11	IPMIEN: Inte	elligent Platform	Management I	nterface (IPMI)	Enable bit		
		pport mode is e de is disabled	enabled; all addr	resses are Ack	nowledged		
bit 10	A10M: 10-Bi	t Slave Addres	sing bit				
		D is a 10-bit sla					
		D is a 7-bit slav					
bit 9		sable Slew Rate					
		e control is disa e control is ena					
bit 8	SMEN: SMB	us Input Levels	s bit				
			olds compliant w	vith SMBus spe	cifications		
		s the SMBus in		2			
L 1 7			e bit (when oper	-			
bit 7	1 = Enables		a general call a	address is rece	ived in the I2C	XRSR (module	is enabled to
DIT 7	recentio	n)					
DIT 7	receptio 0 = General	n) call address di	sabled				
bit 7	0 = General	call address di	sabled h Enable bit (wh	en operating a	s I <sup>2</sup> C slave)		
	0 = General STREN: SCI Used in conj	call address di Lx Clock Stretcl unction with the	h Enable bit (wh		s I <sup>2</sup> C slave)		

#### REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT			—	BCL	GCSTAT	ADD10
bit 15							bit 8
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D/Ā	Р	S	R/W	RBF	TBF
bit 7					•		bit 0
Legend:		C = Clearat	ole bit	HS = Hardware	Settable bit		
R = Readab	le bit	W = Writabl	e bit	U = Unimpleme	ented bit, read as	ʻ0'	
-n = Value a	t POR	'1' = Bit is s	et	'0' = Bit is clear	ed	x = Bit is unkno	own
HSC = Hard	ware Settable	/Clearable bit					
bit 15	ACKSTAT: /	•					
	-	vas detected					
			ast the end of A	Acknowledge.			
bit 14		ansmit Status		5			
	(When operation	ating as I <sup>2</sup> C <sup>⊤</sup>	<sup>™</sup> master. App	licable to maste	r transmit operat	ion.)	
			progress (8 b	oits + ACK)			
			ot in progress	tor transmission:	hardware is clear	at the and of alay	
bit 13-11		nted: Read			naruware is ciear		ve Acknowledge.
bit 10	-	r Bus Collisio					
				during a master	operation		
	0 = No colli			during a maotor	operation		
	Hardware is	set at the de	etection of a b	us collision.			
bit 9	GCSTAT: G	eneral Call S	tatus bit				
			s was received				
			s was not rece		call address; ha	rdware is clear a	t Ston detection
bit 8		Bit Address		ches the general			
bit o		ddress was i					
	0 = 10-bit a	ddress was i	not matched				
				/te of the matched	d 10-bit address; h	hardware is clear	at Stop detection.
bit 7		te Collision [					
	1 = An atter 0 = No collis		o the I2CxTRI	N register failed	because the I <sup>2</sup> C	module is busy	
			currence of wi	rite to I2CxTRN	while busy (clear	ed by software).	
bit 6		eive Overflov			<b>,</b>	, , , , , , , , , , , , , , , , , , ,	
			•	xRCV register is	still holding the	previous byte	
	0 = No over						
	_	set at an att	empt to transf	er I2CxRSR to I	2CxRCV (cleared	d by software).	
				.2 -			
bit 5		•		g as I <sup>2</sup> C slave)			
bit 5	1 = Indicate	s that the las	st byte receive	ed was data	address		
bit 5	1 = Indicate 0 = Indicate	es that the last that the last	st byte receive st byte receive	ed was data ed was a device		er a transmissio	n finishes or by

#### 17.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UART:
  - a) Write appropriate values for data, parity and Stop bits.
  - b) Write appropriate baud rate value to the UxBRG register.
  - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt two cycles after being set).
- 4. Write a data byte to the lower byte of UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0 and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

#### 17.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UART (as described in **Section 17.2** "**Transmitting in 8-Bit Data Mode**").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

### 17.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header, made up of a Break, followed by an auto-baud sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK to set up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG; this loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

#### 17.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UART (as described in Section 17.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

#### 17.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear to Send (UxCTS) and Request to Send (UxRTS) are the two hardware controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control mode. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

#### 17.7 Infrared Support

The UART module provides two types of infrared UART support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder. Note that because the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

#### 17.7.1 IrDA CLOCK OUTPUT FOR EXTERNAL IrDA SUPPORT

To support external IrDA encoder and decoder devices, the BCLKx pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. With UEN<1:0> = 11, the BCLKx pin will output the 16x baud clock if the UART module is enabled. It can be used to support the IrDA codec chip.

### 17.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

### REGISTER 18-1: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, USB MODE (BD0STAT THROUGH BD63STAT)

R/W-x	R/W-x	R/W-x, HSC					
UOWN	DTS	PID3	PID2	PID1	PID0	BC9	BC8
bit 15							bit 8

| R/W-x, HSC |
|------------|------------|------------|------------|------------|------------|------------|------------|
| BC7        | BC6        | BC5        | BC4        | BC3        | BC2        | BC1        | BC0        |
| bit 7      |            |            |            |            |            |            | bit 0      |

Legend:	HSC = Hardware Settable/	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

#### bit 15 **UOWN:** USB Own bit

- 1 = The USB module owns the BD and its corresponding buffer; the CPU must not modify the BD or the buffer
- bit 14 DTS: Data Toggle Packet bit
  - 1 = Data 1 packet
    - 0 = Data 0 packet

#### bit 13-10 **PID<3:0>:** Packet Identifier bits (written by the USB module)

In Device mode: Represents the PID of the received token during the last transfer.

In Host mode:

Represents the last returned PID or the transfer status indicator.

#### bit 9-0 BC<9:0>: Byte Count bits

This represents the number of bytes to be transmitted or the maximum number of bytes to be received during a transfer. Upon completion, the byte count is updated by the USB module with the actual number of bytes transmitted or received.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_		_	_	_	_	_	_			
bit 15							bit 8			
R-x, HSC	R-x, HSC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
JSTATE	SE0	TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	SOFEN			
bit 7	ŀ			·			bit C			
Legend:		U = Unimplem	ented bit, read	d as '0'						
R = Readab	le bit	W = Writable b	pit	HSC = Hardw	are Settable/C	learable bit				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15-8	-	ted: Read as '0								
bit 7		e Differential Re		0			100			
	1 = J-state (0 0 = No J-stat	differential '0' in	low speed, dif	ferential '1' in fi	ull speed) is de	etected on the L	JSB			
bit 6			Flag bit							
	<b>SE0:</b> Live Single-Ended Zero Flag bit 1 = Single-ended zero is active on the USB bus									
	0 = No single-ended zero is detected									
bit 5	TOKBUSY: T	TOKBUSY: Token Busy Status bit								
		being executed		nodule in On-Th	ne-Go state					
		is being execut	ted							
bit 4		USBRST: Module Reset bit								
	1 = USB Reset has been generated for software Reset; application must set this bit for 50 ms, then clear it									
	0 = USB Reset is terminated									
bit 3	HOSTEN: Ho	st Mode Enable	e bit							
		t capability is er		wns on D+ and	I D- are activat	ed in hardware				
		t capability is di								
bit 2	RESUME: Resume Signaling Enable bit									
	1 = Resume signaling is activated; software must set bit for 10 ms and then clear to enable remote									
	wake-up 0 = Resume signaling is disabled									
bit 1		ig-Pong Buffers								
		ll Ping-Pong But		the even BD b	anks					
	0 = Ping-Po	ng Buffer Pointe	ers are not res	et						
bit 0		t-of-Frame Enat								
		Frame token is s Frame token is c		e 1 ms						

#### REGISTER 18-19: U1EIR: USB ERROR INTERRUPT STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/K-0, HS	U-0	R/K-0, HS					
BTSEF	—	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF
						EOFEF	
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	K = Write '1' to clear bit	HS = Hardware Settable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7	BTSEF: Bit Stuff Error Flag bit
	1 = Bit stuff error has been detected
	0 = No bit stuff error has been detected
bit 6	Unimplemented: Read as '0'
bit 5	DMAEF: DMA Error Flag bit
	<ul> <li>1 = A USB DMA error condition is detected; the data size indicated by the BD byte count field is less than the number of received bytes, the received data is truncated</li> <li>0 = No DMA error</li> </ul>
bit 4	BTOEF: Bus Turnaround Time-out Error Flag bit
	1 = Bus turnaround time-out has occurred
	0 = No bus turnaround time-out
bit 3	DFN8EF: Data Field Size Error Flag bit
	1 = Data field was not an integral number of bytes
	0 = Data field was an integral number of bytes
bit 2	CRC16EF: CRC16 Failure Flag bit
	1 = CRC16 failed
	0 = CRC16 passed
bit 1	For Device mode:
	CRC5EF: CRC5 Host Error Flag bit
	<ul> <li>1 = Token packet is rejected due to CRC5 error</li> <li>0 = Token packet is accepted (no CRC5 error)</li> </ul>
	For Host mode:
	EOFEF: End-of-Frame Error Flag bit
	1 = End-of-Frame error has occurred
	0 = End-of-Frame interrupt is disabled
bit 0	PIDEF: PID Check Failure Flag bit
	1 = PID check failed
	0 = PID check passed
Note:	Individual bits can only be alcored by writing a '1' to the bit position as part of a word write aparation on the
Note.	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the

entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

### 19.0 ENHANCED PARALLEL MASTER PORT (EPMP)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 42. "Enhanced Parallel Master Port (EPMP)" (DS39730). The information in this data sheet supersedes the information in the FRM.

The Enhanced Parallel Master Port (EPMP) module provides a parallel 4-bit (Master mode only), 8-bit (Master and Slave modes) or 16-bit (Master mode only) data bus interface to communicate with off-chip modules, such as memories, FIFOs, LCD controllers and other microcontrollers. This module can serve as either the master or the slave on the communication bus. For EPMP Master modes, all external addresses are mapped into the internal Extended Data Space (EDS). This is done by allocating a region of the EDS for each chip select, and then assigning each chip select to a particular external resource, such as a memory or external controller. This region should not be assigned to another device resource, such as RAM or SFRs. To perform a write or read on an external resource, the CPU should simply perform a write or read within the address range assigned for EPMP.

Key features of the EPMP module are:

- Extended Data Space (EDS) Interface allows
   Direct Access from the CPU
- Up to 23 Programmable Address Lines
- · Up to 2 Chip Select Lines
- Up to 2 Acknowledgement Lines (one per chip select)
- · 4-Bit, 8-Bit or 16-Bit Wide Data Bus
- Programmable Strobe Options (per chip select)
   Individual Read and Write Strobes or;
- Read/Write Strobe with Enable Strobe
- Programmable Address/Data Multiplexing
- Programmable Address Wait States
- Programmable Data Wait States (per chip select)
- Programmable Polarity on Control Signals (per chip select)
- · Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support
  - Address Support
  - 4-Byte Deep Auto-Incrementing Buffer

#### 19.1 ALTPMP Setting

Many of the lower order EPMP address pins are shared with ADC inputs. This is an untenable situation for users that need both the ADC channels and the EPMP bus. If the user does not need to use all the address bits, then by clearing the ALTPMP (CW3<12>) Configuration bit, the lower order address bits can be mapped to higher address pins, which frees the ADC channels.

Note: The alternate PMP pin selection is not available in 64-pin devices (PIC24FJXXXGB206) and so the Configuration bit, ALTPMP, is also not available.

Pin	ALTPMP = 0	ALTPMP = 1
RA14	PMCS2	PMA22
RC4	PMA22	PMCS2
RF12	PMA5	PMA18
RG6	PMA18	PMA5
RG7	PMA20	PMA4
RA3	PMA4	PMA20
RG8	PMA21	PMA3
RA4	PMA3	PMA21

#### TABLE 19-1: ALTERNATE EPMP PINS<sup>(1)</sup>

Note 1: The alternate EPMP pins are valid only for 100-pin devices (PIC24FJXXXGB210).

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	DWIDTH4	DWIDTH3	DWIDTH2	DWIDTH1	DWIDTH0
		·		•		bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	PLEN4	PLEN3	PLEN2	PLEN1	PLEN0
						bit 0
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set		t	'0' = Bit is cleared		x = Bit is unknown	
			—         —         DWIDTH4           U-0         U-0         R/W-0           —         —         PLEN4           bit         W = Writable bit	—     —     DWIDTH4     DWIDTH3       U-0     U-0     R/W-0     R/W-0       —     —     PLEN4     PLEN3       bit     W = Writable bit     U = Unimplem	—     —     DWIDTH4     DWIDTH3     DWIDTH2       U-0     U-0     R/W-0     R/W-0     R/W-0       —     —     PLEN4     PLEN3     PLEN2       bit     W = Writable bit     U = Unimplemented bit, read	—     —     DWIDTH4     DWIDTH3     DWIDTH2     DWIDTH1       U-0     U-0     R/W-0     R/W-0     R/W-0     R/W-0       —     —     PLEN4     PLEN3     PLEN2     PLEN1       bit     W = Writable bit     U = Unimplemented bit, read as '0'

bit 15-13	Unimplemented: Read as '0'
bit 12-8	DWIDTH<4:0>: Data Word Width Configuration bits
	Configures the width of the data word (data word width – 1).
bit 7-5	Unimplemented: Read as '0'
bit 4-0	PLEN<4:0>: Polynomial Length Configuration bits
	Configures the length of the polynomial (polynomial length – 1).

#### REGISTER 21-3: CRCXORL: CRC XOR POLYNOMIAL REGISTER, LOW BYTE

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
X15	X14	X13	X12	X11	X10	X9	X8
bit 15		•				·	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
X7	X6	X5	X4	X3	X2	X1	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is s				'0' = Bit is cleared x = Bit is unknown			nown

bit 15-1 X<15:1>: XOR of Polynomial Term x<sup>n</sup> Enable bits

bit 0 Unimplemented: Read as '0'

#### 23.0 TRIPLE COMPARATOR MODULE

Note:	This data sheet summarizes the features						
	of this group of PIC24F devices. It is not						
	intended to be a comprehensive reference						
	source. For more information, refer to the						
	associated "PIC24F Family Reference						
	Manual".						


The triple comparator module provides three dual input comparators. The inputs to the comparator can be configured to use any one of five external analog inputs (CxINA, CxINB, CxINC, CxIND and VREF+) and a voltage reference input from one of the internal band gap references or the comparator voltage reference generator (VBG, VBG/2, VBG/6 and CVREF).

The comparator outputs may be directly connected to the CxOUT pins. When the respective COE equals '1', the I/O pad logic makes the unsynchronized output of the comparator available on the pin.

A simplified block diagram of the module in shown in Figure 23-1. Diagrams of the possible individual comparator configurations are shown in Figure 23-2.

Each comparator has its own control register, CMxCON (Register 23-1), for enabling and configuring its operation. The output and event status of all three comparators is provided in the CMSTAT register (Register 23-2).










TABLE 29-18: 0	CLKO AND I/O TIMING REQUIREMENTS
----------------	----------------------------------

AC CHARACTERISTICS			Standard Operating Conditions: 2.2V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions	
DO31	TIOR	Port Output Rise Time	—	10	25	ns		
DO32	TIOF	Port Output Fall Time	—	10	25	ns		
DI35	TINP	INTx Pin High or Low Time (input)	20	—	—	ns		
DI40	Trbp	CNx High or Low Time (input)	2	_	_	Тсү		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

NOTES: