



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microcontroller, Microprocessor, FPGA Modules](#)

Embedded - Microcontroller, Microprocessor, and FPGA Modules are fundamental components in modern electronic systems, offering a wide range of functionalities and capabilities. Microcontrollers are compact integrated circuits designed to execute specific control tasks within an embedded system. They typically include a processor, memory, and input/output peripherals on a single chip. Microprocessors, on the other hand, are more powerful processing units used in complex computing tasks, often requiring external memory and peripherals. FPGAs (Field Programmable Gate Arrays) are highly flexible devices that can be configured by the user to perform specific logic functions, making them invaluable in applications requiring customization and adaptability.

### Applications of [Embedded - Microcontroller,](#)

#### Details

Product Status	Discontinued at Digi-Key
Module/Board Type	FPGA Core
Core Processor	Artix-7 A200T
Co-Processor	-
Speed	-
Flash Size	32MB
RAM Size	256KB
Connector Type	SO-DIMM-204
Size / Dimension	2.7" x 2.0" (68mm x 51mm)
Operating Temperature	0°C ~ 85°C
Purchase URL	<a href="https://www.e-xfl.com/product-detail/soc-technologies/ec-v-h264-10b-60-1080-mxc-zl">https://www.e-xfl.com/product-detail/soc-technologies/ec-v-h264-10b-60-1080-mxc-zl</a>

## **9. The H.265 HD Decoder Modules**

- 9.1 Pin Assignments and Pin Voltages**
- 9.2 Signal Formats**
  - 9.2.1 Clock Signal (Input)**
  - 9.2.2 Video Data Signals (Output)**
  - 9.2.3 Audio Data Signals (Output)**
  - 9.2.4 TS Signals (Input)**
  - 9.2.5 Encoder Control Signals (Input and Output)**
- 9.3 Power Rails of MCM-1000SX**
- 9.4 Power Requirement and Supply Amperage**

## **10. The H.265 4K Encoder Modules**

- 10.1 Pin Assignments and Pin Voltages**
- 10.2 Signal Formats**
  - 10.2.1 Clock Signals (Input, Output)**
  - 10.2.2 Video Data Signals (Input)**
  - 10.2.3 Audio Data Signals (Input)**
  - 10.2.4 TS Signals (Output)**
  - 10.2.5 Decoder Control Signals (Input and Output)**
- 10.3 Power Rails of MCM-1000SX**
- 10.4 Power Requirement and Supply Amperage**

## **11. The H.265 4K Decoder Modules**

- 11.1 Pin Assignments and Pin Voltages**
- 11.2 Signal Formats**
  - 11.2.1 Clock Signals (Input, Output)**
  - 11.2.2 Video Data Signals (Output)**
  - 11.2.3 Audio Data Signals (Output)**
  - 11.2.4 TS Signals (Input)**
  - 11.2.5 Decoder Control Signals (Input and Output)**
- 11.3 Power Rails of MCM-1000SX**
- 11.4 Power Requirement and Supply Amperage**

## **12. Carrier Board References**

**12.1 VTR-S1000 Board**

**12.2 VTR-4000C Board**

## **13. Ordering Information**

## **14. Contact Information**

## **15. Document Versions**

Appendix-A SOC Standard Codec Modules

Appendix-B MCM-1000A Edge Connector Schematics

Appendix-C MCM-1000Z Edge Connector Schematics




Fig. 5. Dimension of MCM-1000SX

## 2. Connecting the Module to a User PCB

The MCM-1000S/A/Z/SX modules have identical edge pins that are compatible with standard DDR3 SODIMM connectors. The following off-the-shelf DDR3 SODIMM connectors can be used to connect the SOC codec modules onto a user PCB:

1. MM80-204B1-1
2. MM80-204B1-1E
3. AS0A621-U2SN-7F
4. AS0A621-H2S6-7H

Fig. 6 shows a photo of a standard 204 pin DDR3 SODIMM PCB connector. Refer to the datasheet of the connector used for the physical dimension and PCB design requirements.



Fig. 6 A photo of the standard 204 pin DDR3 SODIMM connector

**Appendix-A** provides the details of the Standard Codec Modules, including the product tables which list the product codes along with the specifications. Customers can order the modules according the specifications required by using the corresponding product code.

The pin assignments, pin voltages, and signal formats for standard encoder and decoder modules are detailed respectively in this Datasheet in the following sections:

- Section 4: The H.264 (and MPEG-2) HD Encoder Modules
- Section 5: The H.264 (and MPEG-2) HD Decoder Modules
- Section 6: The H.264 4k Encoder Modules
- Section 7: The H.264 4k Decoder Modules
- Section 8: The H.265 HD Encoder Modules
- Section 9: The H.265 HD Decoder Modules (will be available soon)
- Section 10: The H.265 4k Encoder Modules
- Section 11: The H.265 4k Encoder Modules (will be available soon)

*It should be noted that not all of the modules listed in Appendix-A are discussed in this Datasheet. Pin assignments and electrical properties for the modules that are not provided in the document, will be provided on demand basis.*

SOC also offers customized modules according to customer requirements, such as Transcoder modules, Multi-channel encoder or decoder modules, and modules with non-standard I/Os. For details, contact SOC sales at: [sales@soctechnologies.com](mailto:sales@soctechnologies.com)

One of the popular extended versions of the standard codec modules is the –NET version which integrates the SOC low latency network stack (UDP/IP over Ethernet) into the encoder or decoder module. The pin assignments, pin voltages, and signal formats for the –NET version encoder and decoder modules are detailed in the document:

**[Datasheet – Encoder and Decoder Modules – NET Version](#)**

## 4. The H.264 (and MPEG-2) HD Encoder Modules

### 4.1 Pin Assignments and Pin Voltages

The HD encoder modules for H.264 and MPEG-2 have the same pin assignments and electrical properties. The hardware module for HD resolution uses the MCM-1000A (the Artix-7 A200T FPGA), the hardware module MCM-1000Z is used for 4k resolutions (the Zynq-7035 for 4k@30, Zynq-7045 for 4k@60).

This Section provides the pin assignments and electrical properties for HD encoder (H.264, or MPEG-2) module which is based on the MCM-1000A. Table-1 lists the pin assignments and the pin voltages.

The schematics of MCM-1000A edge connector are attached in Appendix-B of this document, which shows the pin numbers for data, clock, control, and power. It should be noted that the encoder module uses only some of the edge pins, and not all of the edge pins are used.

Table-1 also lists the FPGA pin numbers that are connected to the edge pins assigned to the encoder. The Artix-7 datasheet provides further information regarding the properties of these pins, and can be used as a reference.

**Table 1: HD Encoder Module (based on MCM-1000A) Pin Assignment and Pin Voltages**

Description	MCM-1000A Edge Connector Pin #	Direction	FPGA Pin #	Voltage	IO Standard
External Reset	121	Input	W21	3.3v	LVCMS33
Video Clock	105	Input	Y11	3.3v	LVCMS33
Video Horizontal Sync	146	Input	W16	3.3v	LVCMS33
Video Vertical Sync	148	Input	V15	3.3v	LVCMS33
Video Display Enable	150	Input	U15	3.3v	LVCMS33
Video Data Luma[0]	50	Input	W14	3.3v	LVCMS33
Video Data Luma[1]	52	Input	Y14	3.3v	LVCMS33
Video Data Luma[2]	58	Input	V10	3.3v	LVCMS33
Video Data Luma[3]	59	Input	Y13	3.3v	LVCMS33
Video Data Luma[4]	60	Input	W10	3.3v	LVCMS33
Video Data Luma[5]	61	Input	AA14	3.3v	LVCMS33
Video Data Luma[6]	80	Input	AB13	3.3v	LVCMS33
Video Data Luma[7]	82	Input	AA13	3.3v	LVCMS33
Video Data Luma[8]	84	Input	AB17	3.3v	LVCMS33
Video Data Luma[9]	86	Input	AB16	3.3v	LVCMS33
Video Data Chroma[0]	92	Input	AA15	3.3v	LVCMS33
Video Data Chroma[1]	94	Input	AB15	3.3v	LVCMS33
Video Data Chroma[2]	96	Input	AB12	3.3v	LVCMS33
Video Data Chroma[3]	98	Input	AB11	3.3v	LVCMS33
Video Data Chroma[4]	107	Input	Y12	3.3v	LVCMS33
Video Data Chroma[5]	108	Input	W12	3.3v	LVCMS33
Video Data Chroma[6]	110	Input	Y17	3.3v	LVCMS33
Video Data Chroma[7]	140	Input	T14	3.3v	LVCMS33
Video Data Chroma[8]	142	Input	T15	3.3v	LVCMS33
Video Data Chroma[9]	144	Input	W15	3.3v	LVCMS33
SPDIF Audio	109	Input	Y21	3.3v	LVCMS33

Transport Stream Buffer Ready	112	Input	AA20	3.3v	LVC MOS33
Transport Stream Clock	93	Output	Y18	3.3v	LVC MOS33
Transport Stream Data Valid	106	Output	R17	3.3v	LVC MOS33
Transport Stream Data[0]	77	Output	N13	3.3v	LVC MOS33
Transport Stream Data[1]	79	Output	N14	3.3v	LVC MOS33
Transport Stream Data[2]	81	Output	R18	3.3v	LVC MOS33
Transport Stream Data[3]	83	Output	T18	3.3v	LVC MOS33
Transport Stream Data[4]	85	Output	U17	3.3v	LVC MOS33
Transport Stream Data[5]	87	Output	U18	3.3v	LVC MOS33
Transport Stream Data[6]	89	Output	AB18	3.3v	LVC MOS33
Transport Stream Data[7]	91	Output	AA18	3.3v	LVC MOS33
Transport Stream Start Code	40	Output	V19	3.3v	LVC MOS33
Uart_tx	90	Output	AA16	3.3v	LVC MOS33
Uart_rx	88	Input	Y16	3.3v	LVC MOS33

## 4.2 Signal Formats

### 4.2.1 Video Clock Signal (Input)

The **Video Clock** signal (pin # 105) has two functions: (1) It is the clock for the input video data, and (2) it is the clock that drives the encoder engine.

The **Video Clock** signal usually comes from the video input interface chip, such as HDMI or SDI. It is the clock for the input video data. It is also used for driving the encoder engine. The frequency varies according to the resolution of the video input. The following are the clock frequencies for standard video resolutions.

1. 27MHz, for SD resolution
2. 74.25MHz, for 720@60 and 1080@30
3. 148.5MHz, for 1080@60

### 4.2.2 Video Data Signals (Input)

The input to the encoder module (H.264 or MPEG-2) is raw video data in YUV format (4:2:2 or 4:2:0), with 10 input lines: **Video Data Luma[0]** to **Video Data Luma[9]**, for Luma. And, 10 input lines: **Video Data Chroma[0]** to **Video Data Chroma[9]**, for the Chroma. The precision can be either 8-bit or 10-bit. When 8-bit precision is used, **Video Data Luma[0]**, **Video Data Luma[1]**, **Video Data Chroma[0]**, and **Video Data Chroma[1]** are zeros.

In addition to the video Luma and Chroma data signals, the **Video Horizontal Sync** and **Video Vertical Sync** signals are required for frame synchronization. A **Video Clock** (refer to Section 4.2.1 for the clock frequencies) is required, which provides the timing for the parallel input of luma, chroma, as well as for the **Video Horizontal Sync** and **Video Vertical Sync** signals. The **Video Display Enable** signal (pin #150) is a part of the **Video Horizontal Sync** and **Video Vertical Sync** system, where high signal indicates active video pixels. For example, an HDMI input interface chip will output the **Display Enable signal** at high, when active pixels are being sent out.

The video data are sampled at the rising edge of the clock. The clock rates will correspond to the resolution and frame rate, as discussed in Section 4.2.1.

#### 4.2.3 Audio Data Signals (Input)

Input line **SPDIF Audio** (pin # 69) is for PCM audio input, in **SPDIF** frames. An **SPDIF** transmitter is required to send the PCM data to the encoder module. Refer to the **SPDIF** protocol documents for details.

#### 4.2.4 TS stream Signals (Output)

The output of the encoder module is MPEG Transport Stream (TS), which is sent out from the module by 8 parallel lines: **Transport Stream Data[0]** to **Transport Stream Data[7]**; along with the Transport Stream output data clock **Transport Stream Clock** (pin # 113). The frequency of the Transport Stream Data clock is 27MHz.

**Transport Stream Buffer Ready** (pin # 118) and **Transport Stream Data Valid** (pin # 135) are the signals to inform the user side to take over the signals.

#### 4.2.5 Encoder Control Signals (Input and Output)

**Uart\_rx** and **Uart\_tx** are the API pins for controlling the operations of the encoder. **Uart\_rx** receives the command from external control device. **Uart\_tx** sends the encoder information to the control device. Refer to the **Uart** standard for details of **Uart** operations. The SOC API User Manual provides the register map for the API control. Refer to the [Encoder API User Manual](#) for more details.

An external reset pin (pin # 121) is available. This pin allows the user to reset the encoder when necessary. A high signal will trigger a reset. The reset signal should be maintained at low when in normal operation mode.

### 4.3 Power Rails of MCM-1000A

Table-2 lists the power and ground pins. Refer to Appendix-A for the pins of power and ground on the edge connector of the MCM-1000A module.

**Table-2: MCM-1000A Power and Ground Pins**

MCM-1000S Connector Pin	Voltage
1,3,5,7,9,11,13,15	3.3V
10,12,14,16	1.2V
22,24,26,28,30,32	1.5V
189,191,193,195,197,199	2.5V
188,190,192,194	1.3V
43,45,47,49,51,53,55,57	1.0V
2,4,6,8,18,20,34,36,42,44,62,72	Ground
17,35,37,39,41,71	Ground
73,75,129	Ground
74	Ground
163,165,167,169,175,177,185,187,203	Ground
168,170,172,174,176,184,186,200,202,204	Ground



## 5. The H.264 (and MPEG-2) HD Decoder Modules

### 5.1 Pin Assignments and Pin Voltages

The decoders for H.264 and MPEG-2 have the same pin assignment. The module for HD resolution decoding uses the MCM-1000A (with the Artix-7 A200T FPGA which is the same as the one used for the HD Encoder). The module MCM-1000Z is used for 4k decoding (the Zynq-7035 for 4k@30, Zynq-7045 for 4k@60).

This section details the pin assignments and pin voltages for the HD decoder (H.264, and MPEG-2) modules. Table-4 shows the pin assignments and the pin voltages.

The schematics of MCM-1000A edge connector are attached in Appendix-B of this document. Appendix-B shows the pin numbers for data, clock, control, and power, which are connected to the FPGA (Artix-7 XC7A200T). It should be noted that the decoder module uses only some of the available edge pins that are connected to the FPGA (some of the pins are not used).

It should also be noted that the HD encoder and decoder pin assignments are symmetrical, i.e. the video input pins on the encoder module become the video output pins on the decoder module.

**Table-4: HD Decoder Module (based on MCM-1000A) Pin Assignment**

Description	MCM-1000A Edge Connector Pin #	Direction	FPGA Pin #	Voltage	IO Standard
External Reset	121	Input	W21	3.3v	LVCMS33
Decoder Clock	115	Input	U20	3.3v	LVCMS33
Video Clock	105	Output	Y11	3.3v	LVCMS33
Video Horizontal Sync	146	Output	W16	3.3v	LVCMS33
Video Vertical Sync	148	Output	V15	3.3v	LVCMS33
Video Display Enable	150	Output	U15	3.3v	LVCMS33
Video Data Luma[0]	50	Output	W14	3.3v	LVCMS33
Video Data Luma[1]	52	Output	Y14	3.3v	LVCMS33
Video Data Luma[2]	58	Output	V10	3.3v	LVCMS33
Video Data Luma[3]	59	Output	Y13	3.3v	LVCMS33
Video Data Luma[4]	60	Output	W10	3.3v	LVCMS33
Video Data Luma[5]	61	Output	AA14	3.3v	LVCMS33
Video Data Luma[6]	80	Output	AB13	3.3v	LVCMS33
Video Data Luma[7]	82	Output	AA13	3.3v	LVCMS33
Video Data Luma[8]	84	Output	AB17	3.3v	LVCMS33
Video Data Luma[9]	86	Output	AB16	3.3v	LVCMS33
Video Data Chroma[0]	92	Output	AA15	3.3v	LVCMS33
Video Data Chroma[1]	94	Output	AB15	3.3v	LVCMS33
Video Data Chroma[2]	96	Output	AB12	3.3v	LVCMS33
Video Data Chroma[3]	98	Output	AB11	3.3v	LVCMS33
Video Data Chroma[4]	107	Output	Y12	3.3v	LVCMS33
Video Data Chroma[5]	108	Output	W12	3.3v	LVCMS33
Video Data Chroma[6]	110	Output	Y17	3.3v	LVCMS33
Video Data Chroma[7]	140	Output	T14	3.3v	LVCMS33
Video Data Chroma[8]	142	Output	T15	3.3v	LVCMS33
Video Data Chroma[9]	144	Output	W15	3.3v	LVCMS33
Video Frame Sync Relock	56	Input	AB21	3.3v	LVCMS33

estimation by Xilinx Vivado FPGA software for each rail, at 1080p@60 resolution, and can be used as a reference for PCB design. It should be noted that the estimated total power showing in Table-5 is higher than the measured real power.

Again, the power rails of 1.8v is generated on the module, using the 2.5v power input from the edge pin. PCB designers need only to design the 6 power rails listed in Table-5.

**Table-5: Power estimation for the decoder module (1080p@60 resolution)**

Power Supply				
Supply Source	Voltage (V)	Total (A)	Dynamic (A)	Static (A)
Vccint	1.000	2.421	2.362	0.058
Vccaux	1.800	0.497	0.464	0.033
Vcco33	3.300	0.053	0.048	0.005
Vcco25	2.500	0.000	0.000	0.000
Vcco18	1.800	0.000	0.000	0.000
Vcco15	1.500	0.500	0.495	0.005
Vcco135	1.350	0.000	0.000	0.000
Vcco12	1.200	0.000	0.000	0.000
Vccaux_io	1.800	0.000	0.000	0.000
Vccbram	1.000	0.037	0.028	0.009
MGTAVcc	1.000	0.000	0.000	0.000
MGTAVtt	1.200	0.000	0.000	0.000
Vccadc	1.800	0.022	0.002	0.020

Since the decoder module normally shares the power supplies with the carrier board (user PCB). The power design should be considered for both. SOC licenses the schematics of carrier boards, such as the VTR-S1000 and VTR-4000C discussed in Section 6 of this document. The reference designs not only provide the power system design, but also the I/O port designs, such as SDI, HDMI, Mini-USB, etc. Contact SOC sale at: [sales@soctechnologies.com](mailto:sales@soctechnologies.com) for further details.

## 6. The H.264 4k Encoder Modules

### 6.1 Pin Assignments and Pin Voltages

The modules for 4K resolution uses the MCM-1000Z hardware, with the MCM-1000Z35 (Zynq-7035 FPGA) for 4k@30 and MCM-1000Z45 (Zynq-7045 FPGA) for 4k@60. The pin assignment and electrical properties are the same for MCM-1000Z35 and MCM-1000Z45.

Table-6 lists the pin assignments and the pin voltages for the 4K encoder modules based on the MCM-1000Z (MCM-1000Z35 and MCM-1000Z45 are the same).

The schematics of MCM-1000Z edge connector are attached in Appendix-C of this document, which shows the pin numbers for data, clock, control, and power.

Table-6 also lists the FPGA pin numbers that are connected to the edge pins assigned to the encoder. The Zynq-7000 datasheet provides further information regarding the properties of these pins, and can be used as a reference.

**Table-6: 4K Encoder Module (based on MCM-1000Z) Pin Assignment and Pin Voltages**

Description	MCM-1000Z Edge Connector Pin #	Direction	FPGA Pin #	Voltage	IO Standard
PS Soft Reset B	156	Input	B19	3.3V	LVC MOS33
Video Clock 0	63	Input	AC18	1.5v	LVC MOS15
Video Clock 1	80	Input	AF15	3.3v	LVC MOS33
Video Clock 2	144	Input	AE28	3.3v	LVC MOS33
Video Clock 3	105	Input	AG21	3.3v	LVC MOS33
Video Horizontal Sync	133	Input	W24	1.5v	LVC MOS15
Video Vertical Sync	113	Input	AF22	3.3v	LVC MOS33
Video Display Enable	67	Input	AD18	1.5v	LVC MOS15
Video Data 0 Luma[0]	135	Input	W25	1.5v	LVC MOS15
Video Data 0 Luma[1]	137	Input	W26	1.5v	LVC MOS15
Video Data 0 Luma[2]	116	Input	V27	1.5v	LVC MOS15
Video Data 0 Luma[3]	118	Input	W28	1.5v	LVC MOS15
Video Data 0 Luma[4]	124	Input	W29	1.5v	LVC MOS15
Video Data 0 Luma[5]	126	Input	W30	1.5v	LVC MOS15
Video Data 0 Luma[6]	128	Input	V28	1.5v	LVC MOS15
Video Data 0 Luma[7]	130	Input	V29	1.5v	LVC MOS15
Video Data 0 Luma[8]	132	Input	T30	1.5v	LVC MOS15
Video Data 0 Luma[9]	134	Input	U30	1.5v	LVC MOS15
Video Data 1 Luma[0]	117	Input	AG22	3.3v	LVC MOS33
Video Data 1 Luma[1]	119	Input	AH22	3.3v	LVC MOS33
Video Data 1 Luma[2]	121	Input	AJ21	3.3v	LVC MOS33
Video Data 1 Luma[3]	123	Input	AK21	3.3v	LVC MOS33

**Chroma[9]**, for the Chroma. The precision is either 8 bits or 10 bits. For 8-bit precision, the Most Significant Luma and Chroma pins (Luma[2] to Luma[9], Chroma[2] to Chroma[9]) are used.

In addition to the video Luma and Chroma data signals, the **Video Horizontal Sync** and **Video Vertical Sync** signals are required for frame synchronization if embedded SAV/EAV are not used. The video clocks (refer to Section 6.2.1) provide the timing for the parallel input of luma, chroma, as well as the **Video Horizontal Sync** and **Video Vertical Sync** signals. The **Video Display Enable** signal is a part of the **Video Horizontal Sync** and **Video Vertical Sync** system, where high signal indicates active video pixels. For example, an HDMI input interface chip will output the **Video Display Enable** signal at high, when active pixels are being sent out.

The video data are sampled at the rising edge of the clock. The clock rates will correspond to the resolution and frame rate, as discussed in Section 6.2.1.

### 6.2.3 Audio Data Signals (Input)

Input line **SPDIF Audio** is for PCM audio input, in **SPDIF** frames. An **SPDIF** transmitter is required to send the PCM data to the encoder module. Refer to the **SPDIF** protocol documents for details.

### 6.2.4 TS stream Signals (Output)

The output of the encoder module is MPEG Transport Stream (TS), which is sent out from the module by 8 parallel lines: **Transport Stream Data[0]** to **Transport Stream Data[7]**, along with the Transport Stream output data clock **Transport Stream Clock** (pin # 31). The frequency of the Transport Stream Data clock is 27MHz.

**Transport Stream Buffer Ready** (pin # 28) and **Transport Stream Data Valid** (pin # 33) are the signals to inform the user side to take over the signals.

### 6.2.5 Encoder Control Signals (Input and Output)

**Uart\_rx** and **Uart\_tx** are the API pins for controlling the operations of the encoder. **Uart\_rx** receives the command from external control device. **Uart\_tx** sends the encoder information to the control device. Refer to the **Uart** standard for details of **Uart** operations. The SOC API User Manual provides the register map for the API control. Refer to the [Encoder API User Manual](#) for more details.

An external reset **PS Soft Reset\_B** (pin # 156) is available. This pin allows the user to reset the encoder when necessary. A low signal will trigger a reset. The reset signal should be maintained at high or left unconnected when in normal operation mode.

## 6.3 Power Rails of MCM-1000Z

Refer to Appendix-B for the pins of power and ground on the edge connector of the MCM-1000Z module. The power rails are: 1.0V, 1.2V, 1.3V, 1.5V, 2.5V, and 3.3V.

Video Data 2 Chroma[1]	40	Output	AF12	3.3v	LVC MOS33
Video Data 2 Chroma[2]	50	Output	AG12	3.3v	LVC MOS33
Video Data 2 Chroma[3]	52	Output	AH12	3.3v	LVC MOS33
Video Data 2 Chroma[4]	54	Output	AH14	3.3v	LVC MOS33
Video Data 2 Chroma[5]	56	Output	AH13	3.3v	LVC MOS33
Video Data 2 Chroma[6]	58	Output	AJ14	3.3v	LVC MOS33
Video Data 2 Chroma[7]	60	Output	AJ13	3.3v	LVC MOS33
Video Data 2 Chroma[8]	59	Output	AK13	3.3v	LVC MOS33
Video Data 2 Chroma[9]	61	Output	AK12	3.3v	LVC MOS33
Video Data 3 Chroma[0]	108	Output	AJ26	3.3v	LVC MOS33
Video Data 3 Chroma[1]	110	Output	AK26	3.3v	LVC MOS33
Video Data 3 Chroma[2]	112	Output	AH26	3.3v	LVC MOS33
Video Data 3 Chroma[3]	114	Output	AH27	3.3v	LVC MOS33
Video Data 3 Chroma[4]	136	Output	AK27	3.3v	LVC MOS33
Video Data 3 Chroma[5]	138	Output	AK28	3.3v	LVC MOS33
Video Data 3 Chroma[6]	139	Output	AJ28	3.3v	LVC MOS33
Video Data 3 Chroma[7]	141	Output	AJ29	3.3v	LVC MOS33
Video Data 3 Chroma[8]	140	Output	AJ30	3.3v	LVC MOS33
Video Data 3 Chroma[9]	142	Output	AK30	3.3v	LVC MOS33
SPDIF Audio	27	Output	Y20	1.5v	LVC MOS15
Transport Stream Clock	31	Input	AA18	1.5v	LVC MOS15
Transport Stream Data Valid	33	input	AA19	1.5v	LVC MOS15
Transport Stream Data [0]	152	input	AF30	3.3v	LVC MOS33
Transport Stream Data [1]	154	input	AG30	3.3v	LVC MOS33
Transport Stream Data [2]	158	input	AE30	3.3v	LVC MOS33
Transport Stream Data [3]	160	input	AB29	3.3v	LVC MOS33
Transport Stream Data [4]	162	input	AB30	3.3v	LVC MOS33
Transport Stream Data [5]	164	input	AA27	3.3v	LVC MOS33
Transport Stream Data [6]	166	input	AA28	3.3v	LVC MOS33
Transport Stream Data [7]	120	input	AH28	3.3v	LVC MOS33
Uart_tx	90	Output	AK15	3.3v	LVC MOS33
Uart_rx	88	Input	AJ15	3.3v	LVC MOS33
Video Frame Sync Clock	80	Input	AF15	3.3v	LVC MOS33
Video Frame Sync Pause	63	Input	AC18	1.5v	LVC MOS15

## 7.2 Signal Formats

### 7.2.1 Video Clock Signal (Output)

The **Video Clock** signal (pin # 105) is the clock signal that provides the timing for the parallel luma, chroma, as well as the **Video Horizontal Sync** and **Video Vertical Sync** signals. The default is 148.5MHz for 4K@60 and 74.25MHz for 4K@30.

6 of this document, is for 4k resolution. The reference designs not only provide the power system design, but also the I/O port designs, such as SDI, HDMI, Mini-USB, etc. Please contact SOC sale at: [sales@soctechnologies.com](mailto:sales@soctechnologies.com) for further details.

**Table-10: Power estimation for the decoder module (4K@60 resolution)**

Power Supply				
Supply Source	Voltage (V)	Total (A)	Dynamic (A)	Static (A)
Vccint	1.000	4.786	4.682	0.104
Vccaux	1.800	0.692	0.634	0.058
Vcco33	3.300	0.007	0.006	0.001
Vcco25	2.500	0.000	0.000	0.000
Vcco18	1.800	0.001	0.000	0.001
Vcco15	1.500	0.429	0.428	0.001
Vcco135	1.350	0.000	0.000	0.000
Vcco12	1.200	0.000	0.000	0.000
Vccaux_io	2.000	0.109	0.109	0.000
Vccbram	1.000	0.093	0.074	0.019
MGTAVcc	1.000	0.000	0.000	0.000
MGTAVtt	1.200	0.000	0.000	0.000
MGTVccaux	1.800	0.000	0.000	0.000
Vccpint	1.000	0.750	0.723	0.026
Vccpaux	1.800	0.061	0.051	0.010
Vccpll	1.800	0.019	0.016	0.003
Vcco_ddr	1.500	0.459	0.457	0.002
Vcco_mio0	1.800	0.007	0.006	0.001
Vcco_mio1	1.800	0.001	0.000	0.001
Vccadc	1.800	0.022	0.002	0.020



### 12.2 VTR-4000C Evaluation Board

Fig. 12 shows the top view of the VTR-4000C board. Major components and I/O ports are marked in the figure. Refer to the [User Guide of VTR-4000C](#) for further details.

SOC licenses the Schematics of VTR-4000C to the customers that have purchased encoder (or decoder) Modules. Firmware of the VTR-4000C, including I/O drivers and network IP core, is also available for licensing. Please contact SOC sales, [sales@soctechnologies.com](mailto:sales@soctechnologies.com), for details.




Fig. 12. VTR-4000C evaluation board top view

### 13. Ordering Information

Fig. 13 shows the product code naming convention for the SOC MPEG codec modules and IP cores. Non-standard codec modules can be ordered following the same naming format (minimum order quantity is required for non-standard modules).




Fig. 13 SOC MPEG codec (IP cores and modules) product code naming convention

### 14. Contact Information

Please contact SOC head office or distributor for product details and to place an order.

Head Office

System-On-Chip (SOC) Technologies Inc.

60 Baffin Place

Waterloo, ON, Canada N2V 1Z7

Telephone: 1-519-880-8609

E-mail: [sales@soctechnologies.com](mailto:sales@soctechnologies.com)



## 15. Document Revisions

Version #	Revision Date	Notes
V.1.0	10/05/2017	First release
V.1.1	19/05/2017	Minor revision
V.2.0	20/05/2017	Major revision (adding 4k)
V.2.1	05/06/2017	Minor revision

**Table-A2: H.265 Video&Audio Encoder Modules** (both video and audio):

Product #	Specifications						
	Standard	Profile	Resolution	Chroma	Precision	Frame Rate	Audio
EC-VA-H265-8b-30-1080-M	H.265	Main 4:2:2 12	up to 1080i/p	4:2:0/4:2:2	8 bits	up to 30fps	AAC or MPEG2 Layer-2
EC-VA-H265-10b-30-1080-M	H.265	Main 4:2:2 12	up to 1080i/p	4:2:0/4:2:2	up to 10 bits	up to 30fps	AAC or MPEG2 Layer-2
EC-VA-H265-12b-30-1080-M	H.265	Main 4:2:2 12	up to 1080i/p	4:2:0/4:2:2	up to 12 bits	up to 30fps	AAC or MPEG2 Layer-2
EC-VA-H265-8b-60-1080-M	H.265	Main 4:2:2 12	up to 1080i/p	4:2:0/4:2:2	8 bits	up to 60fps	AAC or MPEG2 Layer-2
EC-VA-H265-10b-60-1080-M	H.265	Main 4:2:2 12	up to 1080i/p	4:2:0/4:2:2	up to 10 bits	up to 60fps	AAC or MPEG2 Layer-2
EC-VA-H265-12b-60-1080-M	H.265	Main 4:2:2 12	up to 1080i/p	4:2:0/4:2:2	up to 12 bits	up to 60fps	AAC or MPEG2 Layer-2
EC-VA-H265-8b-30-4k-M	H.265	Main 4:2:2 12	4k/UHD	4:2:0/4:2:2	8 bits	up to 30fps	AAC or MPEG2 Layer-2
EC-VA-H265-10b-30-4k-M	H.265	Main 4:2:2 12	4k/UHD	4:2:0/4:2:2	up to 10 bits	up to 30fps	AAC or MPEG2 Layer-2
EC-VA-H265-12b-30-4k-M	H.265	Main 4:2:2 12	4k/UHD	4:2:0/4:2:2	up to 12 bits	up to 30fps	AAC or MPEG2 Layer-2
EC-VA-H265-8b-60-4k-M	H.265	Main 4:2:2 12	4k/UHD	4:2:0/4:2:2	8 bits	up to 60fps	AAC or MPEG2 Layer-2
EC-VA-H265-10b-60-4k-M	H.265	Main 4:2:2 12	4k/UHD	4:2:0/4:2:2	up to 10 bits	up to 60fps	AAC or MPEG2 Layer-2
EC-VA-H265-12b-60-4k-M	H.265	Main 4:2:2 12	4k/UHD	4:2:0/4:2:2	up to 12bits	up to 60fps	AAC or MPEG2 Layer-2

## A.2 H.264 Encoder Modules

The H.264 encoder modules are based on either the on the MCM-1000A hardware. The SOC H.264 encoder IP cores are used to configure the FPGAs on the hardware modules to produce the codec modules.

Table-A3 lists the product code of the factory standard video encoder modules (video only), along with the specifications for each module. Table-A4 lists the video/audio encoder modules (both video and audio). Customers can order the encoder modules using the product code, according to the specifications required by the application.

**Table-A3: H.264 Video Encoder Modules** (video only without audio):

Product #	Specifications							Hardware
	Standard	Profile	Resolution	Chroma	Precision	Frame Rate	Audio	
EC-V-H264-8b-30-720-MS	H.264	up to High	up to 720i/p	4:2:0/4:2:2	8 bits	up to 30fps	no	MCM-1000A
EC-V-H264-8b-60-720-MS	H.264	up to High	up to 720i/p	4:2:0/4:2:2	8 bits	up to 60fps	no	MCM-1000A
EC-V-H264-8b-30-1080-MS	H.264	up to High	up to 1080i/p	4:2:0/4:2:2	8 bits	up to 30fps	no	MCM-1000A
EC-V-H264-10b-30-1080-MS	H.264	up to High	up to 1080i/p	4:2:0/4:2:2	up to 10 bits	up to 30fps	no	MCM-1000A
EC-V-H264-8b-60-1080-MA	H.264	up to High	up to 1080i/p	4:2:0/4:2:2	8 bits	up to 60fps	no	MCM-1000A
EC-V-H264-10b-60-1080-MA	H.264	up to High	up to 1080i/p	4:2:0/4:2:2	up to 10 bits	up to 60fps	no	MCM-1000A
EC-V-H264-8b-30-4k-MZ	H.264	High	4kx2k	4:2:0/4:2:2	up to 8 bits	up to 30fps	no	MCM-1000Z
EC-V-H264-10b-30-4k-MZ	H.264	High	4kx2k	4:2:0/4:2:2	up to 10 bits	up to 30fps	no	MCM-1000Z
EC-V-H264-8b-60-4k-MZ	H.264	High	4kx2k	4:2:0/4:2:2	up to 8 bits	up to 60fps	no	MCM-1000Z
EC-V-H264-10b-60-4k-MZ	H.264	High	4kx2k	4:2:0/4:2:2	up to 10 bits	up to 60fps	no	MCM-1000Z

## A.5 MPEG-2 Decoder Modules

Table-A9 lists the standard MPEG-2 video decoder modules. Table-A10 lists the MPEG-2 video/audio decoder modules. The 10-bit precision and 60 frames/second modules are offered as extensions of the MPEG-2 standard.

**Table-A9: MPEG-2 Video Decoder Modules (video only without audio):**

Product #	Specifications							Hardware
	Standard	Profile	Resolution	Chroma	Precision	Frame Rate	Audio	
DC-V-MPEG2-8b-30-720-MS	MPEG-2	up to High	up to 720i/p	4:2:0/4:2:2	8 bits	up to 30fps	no	MCM-1000S
DC-V-MPEG2-8b-60-720-MA	MPEG-2	up to High	up to 720i/p	4:2:0/4:2:2	8 bits	up to 60fps	no	MCM-1000A
DC-V-MPEG2-8b-30-1080-MS	MPEG-2	up to High	up to 1080i/p	4:2:0/4:2:2	8 bits	up to 30fps	no	MCM-1000S
DC-V-MPEG2-8b-60-1080-MA	MPEG-2	up to High	up to 1080i/p	4:2:0/4:2:2	8 bits	up to 60fps	no	MCM-1000A

**Table-A10: MPEG-2 Video&Audio Decoder Modules (both video and audio):**

Product #	Specifications							Hardware
	Standard	Profile	Resolution	Chroma	Precision	Frame Rate	Audio	
DC-V-MPEG2-8b-30-720-MS	MPEG-2	up to High	up to 720i/p	4:2:0/4:2:2	8 bits	up to 30fps	AAC/MPEG2 L-2	MCM-1000S
DC-V-MPEG2-8b-60-720-MA	MPEG-2	up to High	up to 720i/p	4:2:0/4:2:2	8 bits	up to 60fps	AAC/MPEG2 L-2	MCM-1000A
DC-V-MPEG2-8b-30-1080-MS	MPEG-2	up to High	up to 1080i/p	4:2:0/4:2:2	8 bits	up to 30fps	AAC/MPEG2 L-2	MCM-1000S
DC-V-MPEG2-8b-60-1080-MA	MPEG-2	up to High	up to 1080i/p	4:2:0/4:2:2	8 bits	up to 60fps	AAC/MPEG2 L-2	MCM-1000A

## A.6 H.264-to-H.265 Transcoder Modules

Table-A11 lists the standard H.264-to-H.265 video transcoder modules. Table-A12 lists the H.264-to-H.265 video/audio transcoder modules.

**Table-A11: H.264-to-H.265 Video Transcoder Modules (video only without audio):**

Product #	Specifications							Hardware
	Standard	Profile	Resolution	Chroma	Precision	Frame Rate	Audio	
TC-V-H.264-to-H.265-8b-30-720-MZ	H.265	Main 4:2:2	up to 720i/p	up to 4:2:2	8 bits	up to 30fps	no	MCM-1000Z
TC-V-H.264-to-H.265-10b-30-720-MZ	H.265	Main 4:2:2	up to 720i/p	up to 4:2:2	10 bits	up to 30fps	no	MCM-1000Z
TC-V-H.264-to-H.265-8b-60-720-MZ	H.265	Main 4:2:2	up to 720i/p	up to 4:2:2	8 bits	up to 60fps	no	MCM-1000Z
TC-V-H.264-to-H.265-10b-60-720-MZ	H.265	Main 4:2:2	up to 720i/p	up to 4:2:2	10 bits	up to 60fps	no	MCM-1000Z
TC-V-H.264-to-H.265-8b-30-1080-MZ	H.265	Main 4:2:2	up to 1080i/p	up to 4:2:2	8 bits	up to 30fps	no	MCM-1000Z
TC-V-H.264-to-H.265-10b-30-1080-MZ	H.265	Main 4:2:2	up to 1080i/p	up to 4:2:2	10 bits	up to 30fps	no	MCM-1000Z
TC-V-H.264-to-H.265-8b-60-1080-MZ	H.265	Main 4:2:2	up to 1080i/p	up to 4:2:2	8 bits	up to 60fps	no	MCM-1000Z
TC-V-H.264-to-H.265-10b-60-1080-MZ	H.265	Main 4:2:2	up to 1080i/p	up to 4:2:2	10 bits	up to 60fps	no	MCM-1000Z

## Appendix - B MCM-1000A Edge Connector Schematics

