



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Active dsPIC
dsPIC
16-Bit
40 MIPs
I ² C, IrDA, LINbus, SPI, UART/USART
Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
21
128KB (128K x 8)
FLASH
-
8K x 8
3V ~ 3.6V
A/D 6x10b/12b
Internal
-40°C ~ 125°C (TA)
Through Hole
28-DIP (0.300", 7.62mm)
28-SPDIP
https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128mc202-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304. of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 family of 16-bit Digital Signal Controllers (DSC) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
 VCAP
 (see Section 2.3 "CPUL origination capacitor
- (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for ADC module is implemented

Note: The AVDD and AVSS pins must be connected independent of the ADC voltage reference source.

2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

REGISTER 3	-2: CORC	ON: CORE C	ONTROL R	EGISTER						
U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0			
—	—	—	US	EDT ⁽¹⁾		DL<2:0>				
bit 15							bit 8			
R///-0	R/W/-0	R/M_1	R/\/_0	R/C-0	R/M-0	R/M-0	R/M-0			
50T0	SATB	SATDW	ACCSAT	IPI 3(2)	PSV	RND	IT IF			
bit 7	ONTE	0/(10/)	//000///	11 20	101	TUD	bit 0			
Legend:		C = Clear only	y bit							
R = Readable	bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set				
'0' = Bit is clea	ared	'x' = Bit is unk	nown	U = Unimpler	mented bit, read	l as '0'				
hit 15-13	Unimplemen	tod: Read as '	∩ '							
bit 12		tiply Unsigned/	o Signed Contro	ol hit						
Sit 12	1 = DSP engi	ne multiplies a	re unsigned							
	0 = DSP engi	ne multiplies a	re signed							
bit 11	EDT: Early DO	Loop Termina	tion Control b	it(1)						
	1 = Terminate 0 = No effect	e executing DO	loop at end of	current loop it	eration					
bit 10-8	DL<2:0>: DO	Loop Nesting I	_evel Status b	its						
	111 = 7 do lo	ops active								
	•									
	•									
	001 = 1 DO lo	op active								
hit 7		Saturation En	ahle hit							
bit /	JAIA. ACCA Saturation Enabled									
	0 = Accumulator A saturation disabled									
bit 6	SATB: ACCB	Saturation En	able bit							
	1 = Accumulator B saturation enabled									
	0 = Accumulator B saturation disabled									
bit 5	SAIDW: Data	a Space Write f	rom DSP Eng	line Saturation	Enable bit					
	1 = Data space write saturation enabled									
bit 4	ACCSAT: Acc	cumulator Satu	ration Mode S	Select bit						
	1 = 9.31 satu	ration (super sa	aturation)							
	0 = 1.31 saturation (normal saturation)									
bit 3	IPL3: CPU In	terrupt Priority	Level Status I	oit 3 ⁽²⁾						
	1 = CPU inter 0 = CPU inter	rupt priority lev rupt priority lev	vel is greater t vel is 7 or less	han 7						
bit 2	PSV: Progran	n Space Visibili	ty in Data Spa	ace Enable bit						
	1 = Program	space visible ir	data space							
	0 = Program	space not visib	le in data spa	се						

_ .

Note 1: This bit is always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

3.8.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. Signed to 40 bits. Integer data is inherently represented as a signed two's complement value, where the Most Significant bit (MSb) is defined as a sign bit. The range of an N-bit two's complement integer is -2^{N-1} to $2^{N-1} - 1$.

- For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0
- For a 32-bit integer, the data range is
 -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF)

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518x10⁻⁵. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product that has a precision of 4.65661 x 10⁻¹⁰.

The same multiplier is used to support the MCU multiply instructions, which include integer 16-bit signed, unsigned and mixed sign multiply operations.

The MUL instruction can be directed to use byte or word-sized operands. Byte operands direct a 16-bit result, and word operands direct a 32-bit result to the specified registers in the W array.

3.8.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/ subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled using the barrel shifter prior to accumulation.

3.8.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true or complement data into the other input.

- In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented)
- In the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented

The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block that controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described previously and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits support saturation and overflow:

- · OA: ACCA overflowed into guard bits
- · OB: ACCB overflowed into guard bits

or

• SA: ACCA saturated (bit 31 overflow and saturation)

ACCA overflowed into guard bits and saturated (bit 39 overflow and saturation)

 SB: ACCB saturated (bit 31 overflow and saturation) or

ACCB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- OAB: Logical OR of OA and OB
- · SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register are set (refer to **Section 7.0 "Interrupt Controller"**). This allows the user application to take immediate action, for example, to correct system gain.

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user application. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and is saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and thus indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, the SA and SB bits generate an arithmetic warning trap when saturation is disabled.

4.0 MEMORY ORGANIZATION

Note:	This data sheet summarizes the features
	of the dsPIC33FJ32MC302/304,
	dsPIC33FJ64MCX02/X04 and
	dsPIC33FJ128MCX02/X04 family of
	devices. It is not intended to be a
	comprehensive reference source. To
	complement the information in this data
	sheet, refer to Section 4. "Program
	Memory" (DS70203) of the "dsPIC33F/
	PIC24H Family Reference Manual", which
	is available from the Microchip web site
	(www.microchip.com).

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access to program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.8 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory map for the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices is shown in Figure 4-1.

FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 AND dsPIC33FJ128MCX02/X04 DEVICES

	dsPIC33FJ32MC302/304	dsPIC33FJ64MCX02/X04	dsPIC33FJ128MCX02/X04	
▲	GOTO Instruction	GOTO Instruction	GOTO Instruction 0x000000 Reset Address 0x000002	
	Interrupt Vector Table	Interrupt Vector Table	Interrupt Vector Table	
	Reserved	Reserved	0x0000FE	
		Alternate Vector Table	Alternate Vector Table 0x000104	
			0x0001FE	
Space	User Program Flash Memory (11264 instructions)	User Program Flash Memory	0x0057FE	
Memory 3		(22016 Instructions)	User Program Flash Memory (44032 instructions)	
User	Unimplemented			
	(Read '0's)	Unimplemented	0.045755	
	((Read '0's)	0x0157FE 0x015800	
		(Redu 03)		
			Unimplemented	
			(Read '0's)	
•			0x7FFFE	
Î	Reserved	Reserved	0x800000 Reserved	
ry Space	Device Configuration	Device Configuration	Device Configuration OxF7FFE OxF80000 Registers OxF80017	
ation Memo	Reserved	Reserved	Reserved 0xF80018	
nfigui			0xFEFFFE	
ပိ	DEVID (2)	DEVID (2)	DEVID (2) 0xFF0000 0xFF0002	
<u> </u>	Reserved	Reserved	Reserved	
Note	: Memory areas are not show	vn to scale.		

FIGURE 4-3: DATA MEMORY MAP FOR dsPIC33FJ32MC302/304 DEVICES WITH 4 KB RAM



4.6.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (such as [W7 + W2]) is used, Modulo Address correction is performed, but the contents of the register remain unchanged.

4.7 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Therefore, the only operand requiring reversal is the modifier.

4.7.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled in any of these situations:

- The BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

The XB<14:0> bits is the Bit-Reversed Address modifier, or pivot point, which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note: All bit-reversed EA calculations assume word-sized data (LSb of every EA is always clear). The XB value is scaled accordingly to generate compatible (byte) addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data, and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB), and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: The Modulo Addressing and Bit-Reversed Addressing should not be enabled together. If an application attempts to do so, Bit-Reversed Addressing assumes priority when active for the X WAGU and X WAGU, Modulo Addressing is disabled. However, Modulo Addressing continues to function in the X RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN bit (XBREV<15>), a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER 11-11: RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	_	—	_
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	INDX1R<4:0>				
bit 7		•					bit 0
Legend:							
R = Readable bit W = Writable t		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-5 Unimplemented: Read as '0'

bit 4-0

INDX1R<4:0>: Assign QEI1 INDEX (INDX1) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25

© 2007-2012 Microchip Technology Inc.

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		_			QEB2R<4:0	>	
oit 15							bit 8
0-0	0-0	0-0	R/W-I	R/W-1		R/W-1	R/W-1
	_	_			QEAZKS4.0	>	bit (
NC 7							DILL
eaend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cleared		x = Bit is unknown	
bit 15-13	Unimplemen	ted: Read as	0'				
oit 12-8	QEB2R<4:0>	: Assign B (Q	EB2) to the co	prresponding pi	n		
	11111 = Inpu 11001 = Inpu	it tied to Vss it tied to RP25					
	•						
	•						
	•						
	00001 = Inpu 00000 = Inpu	It tied to RP1					
oit 7-5	Unimplemen	ted: Read as	ʻ0'				
oit 4-0	QEA2R<4:0>	: Assign A (Q	EA2) to the co	prresponding pi	n		
	11111 = Inpu 11001 = Inpu	it tied to Vss it tied to RP25					
	•						
	•						

- -_ ----

> 00001 = Input tied to RP1 00000 = Input tied to RP0

REGISTER 11-17: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_	—	SS1R<4:0>				
bit 7							bit 0
Legend:							
R = Readable bit W = Writable I		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	
			- 1				

bit 15-5 Unimplemented: Read as '0'

bit 4-0

SS1R<4:0>: Assign SPI1 Slave Select Input (SS1) to the corresponding RPn pin
 11111 = Input tied to Vss
 11001 = Input tied to RP25
 .
 .

00001 = Input tied to RP1 00000 = Input tied to RP0

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER 2	1-3: CiVEC	: ECAN™ INT	ERRUPT	CODE REGIS	TER		
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
					FILHIT<4:0>		
bit 15							bit 8
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0
		110	110	ICODE<6:0>		110	
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-13	Unimplemen	ited: Read as '0	,				
bit 12-8	FILHIT<4:0>	: Filter Hit Numb	er bits				
	10000-1111 01111 = Filte	1 = Reserved r 15					
	•						
	•						
	•						
	00001 = Filte 00000 = Filte	er 1 er O					
bit 7	Unimplemen	ted: Read as '0	3				
bit 6-0	ICODE<6:0>	: Interrupt Flag C	Code bits				
	1000101-11	11111 = Reserv	ved				
	1000100 = F	IFO almost full in Receiver overflow	nterrupt				
	1000010 = V	Vake-up interrup	t				
	1000001 = E	Fror interrupt					
	1000000 = N	lo interrupt					
	•						
	•						
	•	11111 - Decen	ved				
	00010000-01	RB15 buffer Inter	rupt				
	•						
	•						
	•						
	0001001 = F	B9 buffer interru	upt				
	0001000 = F	B8 buffer interru	ipt rupt				
	0000111 = T 0000110 = T	RB6 buffer inter	rupt				
	0000101 = T	RB5 buffer inter	rupt				
	0000100 = T	RB4 buffer inter	rupt				
	0000011 = T	RB3 buffer inter	rupt				
	0000001 = T	RB1 buffer inter	rupt				
	0000000 = T	RB0 Buffer inter	rupt				

22.6 ADC Control Registers

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON	—	ADSIDL	ADDMABM	_	AD12B	FORM	l<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0
						HC, HS	HC, HS
	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE
bit 7							bit 0

REGISTER 22-1:	AD1CON1: ADC1	CONTROL REGISTER 1
----------------	---------------	---------------------------

Legend:	end: HC = Cleared by hardware		HS = Set by hardware		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	ADON: ADC Operating Mode bit 1 = ADC module is operating 0 = ADC is off
hit 14	U = ADC is oil
bit 12	ADSIDL: Step in Idle Mede bit
DIL 15	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode
hit 12	
51(12)	 1 = DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer 0 = DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer
bit 11	Unimplemented: Read as '0'
bit 10	AD12B: 10-bit or 12-bit Operation Mode bit
	 1 = 12-bit, 1-channel ADC operation 0 = 10-bit, 4-channel ADC operation
bit 9-8	FORM<1:0>: Data Output Format bits
	For 10-bit operation: 11 = Signed fractional (Dout = sddd dddd dd00 0000, where s =.NOT.d<9>) 10 = Fractional (Dout = dddd dddd dd00 0000) 01 = Signed integer (Dout = ssss sssd dddd dddd, where s = .NOT.d<9>) 00 = Integer (Dout = 0000 00dd dddd dddd)
	For 12-bit operation: 11 = Signed fractional (DOUT = sddd dddd dddd 0000, where s = .NOT.d<11>) 10 = Fractional (DOUT = dddd dddd dddd 0000) 01 = Signed Integer (DOUT = ssss sddd dddd dddd, where s = .NOT.d<11>) 00 = Integer (DOUT = 0000 dddd dddd dddd)
bit 7-5	SSRC<2:0>: Sample Clock Source Select bits
	 111 = Internal counter ends sampling and starts conversion (auto-convert) 110 = Reserved 101 = Motor Control PWM2 interval ends sampling and starts conversion 100 = GP timer (Timer5 for ADC1) compare ends sampling and starts conversion 011 = Motor Control PWM1 interval ends sampling and starts conversion 010 = GP timer (Timer3 for ADC1) compare ends sampling and starts conversion 010 = GP timer (Timer3 for ADC1) compare ends sampling and starts conversion 001 = Active transition on INT0 pin ends sampling and starts conversion 000 = Clearing sample bit ends sampling and starts conversion
bit 4	Unimplemented: Read as '0'

25.2 RTCC Resources

Many useful resources related to RTCC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwprod-
	ucts/Devices.aspx?dDoc-
	Name=en532315

25.2.1 KEY RESOURCES

- Section 37. "Real-Time Clock and Calendar (RTCC)" (DS70301)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04



FIGURE 31-27: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0. SSRC<2:0> = 000)

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min Typ Max			-40°C ≤IA ≤+125°C for Extended Units Conditions		
300	TRESP	Response Time ^(1,2)	—	150	400	ns		
301	TMC2OV	Comparator Mode Change to Output Valid ⁽¹⁾	—	_	10	μs	_	

TABLE 31-49: COMPARATOR TIMING SPECIFICATIONS

Note 1: Parameters are characterized but not tested.

2: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 31-50: COMPARATOR MODULE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions				Conditions
D300	VIOFF	Input Offset Voltage ⁽¹⁾	_	±10	_	mV	_
D301	VICM	Input Common Mode Voltage ⁽¹⁾	0	_	AVDD-1.5V	V	_
D302	CMRR	Common Mode Rejection Ratio ⁽¹⁾	-54	—	—	dB	—

Note 1: Parameters are characterized but not tested.

32.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in Section 31.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 31.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 32-8: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)				
AC CHARACTERISTICS	Operating temperature -40°C ≤TA ≤+150°C for High Temperature Operating voltage VDD range as described in Table 32-1.				

FIGURE 32-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 32-9: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature					
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period

Note 1: These parameters are characterized, but are not tested in manufacturing.



3.6V

3.3V -

3.00

3.6V

3.3V

3.00

- 3V -

2.00

VOL (V)

_ 3V-

2.00

VOL (V)



33.0 **PACKAGING INFORMATION**

28-Lead SPDIP



28-Lead SOIC (.300")



28-Lead QFN-S



44-Lead QFN



44-Lead TQFP



Example



Example



Example



Example



Example

XXXX XXXX XXXX O YY	XXXXXXX XXXXXXX XXXXXXX WWNNN	dsPIC 33FJ32MC304 −I/PT _{@3} 0730235			
Legend	: XXX Y YY WW NNN @3 *	Customer-specific information 'ear code (last digit of calendar year) 'ear code (last 2 digits of calendar year) Veek code (week of January 1 is week '01') Nphanumeric traceability code 'b-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) tran be found on the outer packaging for this package.			
Note:	If the full Microchip part number cannot be marked on one line, it is carried over to the next line, thus limiting the number of available characters for customer-specific information.				

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS				
Dimensio	Dimension Limits		NOM	MAX		
Number of Pins N			28			
Pitch	е	0.65 BSC				
Overall Height	Α	0.80	0.90	1.00		
Standoff A1 0.00 0.02		0.02	0.05			
Contact Thickness		0.20 REF				
Overall Width	E	6.00 BSC				
Exposed Pad Width E2 3.65 3.70		4.70				
Overall Length D		6.00 BSC				
Exposed Pad Length		3.65	3.70	4.70		
Contact Width		0.23	0.38	0.43		
Contact Length		0.30	0.40	0.50		
Contact-to-Exposed Pad		0.20	_	_		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

TABLE A-2:	MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 11.0 "I/O Ports"	Removed Table 11-1 and added reference to pin diagrams for I/O pin availability and functionality.
	Added paragraph on ADPCFG register default values to Section 11.3 "Configuring Analog Port Pins" .
	Added Note box regarding PPS functionality with input mapping to Section 11.6.2.1 "Input Mapping" .
Section 18.0 "Serial Peripheral Interface (SPI)"	Added Note 2 and 3 to the SPIxCON1 register (see Register 18-2).
Section 20.0 "Universal	Updated the Notes in the UxMODE register (see Register 20-1).
Asynchronous Receiver Transmitter (UART)"	Updated the UTXINV bit settings in the UxSTA register and added Note 1 (see Register 20-2).
Section 21.0 "Enhanced CAN (ECAN™) Module"	Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 21-1).
Section 22.0 "10-bit/12-bit Analog- to-Digital Converter (ADC1)"	Replaced the ADC1 Module Block Diagrams with new diagrams (see Figure 22-1 and Figure 22-2).
	Updated bit values for ADCS<7:0> and added Notes 1 and 2 to the ADC1 Control Register 3 (AD1CON3) (see Register 22-3).
	Added Note 2 to the ADC1 Input Scan Select Register Low (AD1CSSL) (see Register 22-7).
	Added Note 2 to the ADC1 Port Configuration Register Low (AD1PCFGL) (see Register 22-8).
Section 23.0 "Audio Digital-to-	Updated the midpoint voltage in the last sentence of the first paragraph.
Analog Converter (DAC)"	Updated the voltage swing values in the last sentence of the last paragraph in Section 23.3 "DAC Output Format" .
Section 24.0 "Comparator Module"	Updated the Comparator Voltage Reference Block Diagram (see Figure 24-2).
Section 25.0 "Real-Time Clock and Calendar (RTCC)"	Updated the minimum positive adjust value for CAL<7:0> in the RTCC Calibration and Configuration (RCFGCAL) Register (see Register 25-1).
Section 28.0 "Special Features"	Added Note 1 to the Device Configuration Register Map (see Table 28-1).
	Updated Note 1 in the dsPIC33F Configuration Bits Description (see Table 28-2).