



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Dectano	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	21
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128mc202t-i-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-29: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620						Alarm Valu	ie Register V	Vindow base	ed on APT	FR<1:0>							XXXX
ALCFGRPT	0622	ALRMEN	CHIME		AMASK	<3:0>		ALRMP	TR<1:0>				A	RPT<7:0>				0000
RTCVAL	0624		RTCC Value Register Window based on RTCPTR<1:0>										XXXX					
RCFGCAL	0626	RTCEN	EN – RTCWREN RTCSYNC HALFSEC RTCOE RTCPTR<1:0> CAL<7:0>							0000								
PADCFG1	02FC	_	_	—	_	_	_	_	—	_	_	—	_	_	—	RTSECSEL	PMPTTL	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-30: CRC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRCCON	0640	_	_	CSIDL		V	WORD<4:0	>		CRCFUL	CRCMPT		CRCGO		PLEN	<3:0>		0000
CRCXOR	0642		X<15:0>										0000					
CRCDAT	0644		CRC Data Input Register									0000						
CRCWDAT	0646		CRC Result Register 0									0000						

Legend: — = unimplemented, read as '0'.

TABLE 4-31: DUAL COMPARATOR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMCON	0630	CMIDL	—	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN	C10UTEN	C2OUT	C10UT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS	0000
CVRCON	0632	_	_	_	_	_	_	_	_	CVREN	CVROE	CVRR	CVRSS	CVR<3:0>		0000		

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-32: PORTA REGISTER MAP FOR dsPIC33FJ128MC202/802, dsPIC33FJ64MC202/802 AND dsPIC33FJ32MC302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0		—	_		—	—	—	—		_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	001F
PORTA	02C2	_	—	_	_	—	_	_	-	_	—	_	RA4	RA3	RA2	RA1	RA0	XXXX
LATA	02C4		_		_	_	_	_	—		_	_	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
ODCA	02C6	-	_	-		—	_	_	—	-	_	-	_	-	—	_	-	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2007-2012 Microchip Technology Inc.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1
 BOR: Brown-out Reset Flag bit

 1 = A Brown-out Reset has occurred

 0 = A Brown-out Reset has not occurred

 bit 0
 POR: Power-on Reset Flag bit

 1 = A Power-on Reset has occurred

 0 = A Power-on Reset has not occurred

 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

		4: INTERRUPT I					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		CNIP<2:0>		<u> </u>		CMIP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		MI2C1IP<2:0>				SI2C1IP<2:0>	
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable t	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own
bit 15	Unimplem	ented: Read as '0)'				
bit 14-12	CNIP<2:0>	Change Notifica	tion Interrup	t Priority bits			
	111 = Inte	rrupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		rrupt is priority 1					
		rrupt source is disa					
bit 11	-	ented: Read as '0					
bit 10-8		Comparator Interview					
	111 = Inte	rrupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		rrupt is priority 1	ام ما				
hit 7		rrupt source is disa					
bit 7	-	ented: Read as '0		munt Drievity hits	_		
bit 6-4		2:0>: I2C1 Master rrupt is priority 7 (h			5		
	•		lightest phon	ty interrupt)			
	•						
	• 0.01 – Into	rrupt is priority 1					
		rrupt source is disa	abled				
bit 3		ented: Read as '0					
bit 2-0	-	2:0>: I2C1 Slave E		pt Priority bits			
		rrupt is priority 7 (h					
	•		•	• •			
	•						
	001 = Inte	rrupt is priority 1					
		rrupt source is disa	blad				

DECISTED 7 10

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

bit 10 C	Jnimplement CMPMD: Con = Comparat = Comparat RTCCMD: RT = RTCC mo = RTCC mo	R/W-0 QEI2MD W = Writable '1' = Bit is set ted: Read as ' nparator Modu or module is di or module is di or module is en CC Module Di dule is disable dule is enabled	^{0'} le Disable bit isabled nabled sable bit	U-0 — U = Unimple '0' = Bit is cle	U-0 U-0	U-0 U-0 d as '0' x = Bit is unkn	PMPMD bit 8 U-0 bit 0
R/W-0 CRCMD bit 7 Legend: R = Readable b -n = Value at PC bit 15-11 L bit 15-11 L bit 15-11 L bit 10 C Dit 15 L bit 10 C bit 10 C bit 10 C bit 10 C Dit 11 D Dit 12 D Dit 13 D D D D D D D D D D D D D D D D D D D D D D D D D D D D	DAC1MD iit DR Jnimplement CMPMD: Con . = Comparate . = Comparate Comparate CMPMD: RT . = RTCC mo . = RTCC mo	QEI2MD W = Writable '1' = Bit is set ted: Read as ' nparator Modu or module is di or module is e 'CC Module Di dule is disable	PWM2MD bit 0' le Disable bit isabled nabled sable bit	U = Unimple	mented bit, read	d as '0'	U-0 — bit 0
CRCMD bit 7 Legend: R = Readable b -n = Value at PC bit 15-11 L bit 10 C bit 10 L bit 9 F 1 0 bit 8 F bit 7 C bit 7 L	DAC1MD iit DR Jnimplement CMPMD: Con . = Comparate . = Comparate Comparate CMPMD: RT . = RTCC mo . = RTCC mo	QEI2MD W = Writable '1' = Bit is set ted: Read as ' nparator Modu or module is di or module is e 'CC Module Di dule is disable	PWM2MD bit 0' le Disable bit isabled nabled sable bit	U = Unimple	mented bit, read	d as '0'	bit 0
CRCMD bit 7 Legend: R = Readable b -n = Value at PC bit 15-11 L bit 10 C bit 10 L bit 9 F 1 0 bit 8 F bit 7 C bit 7 L	DAC1MD iit DR Jnimplement CMPMD: Con . = Comparate . = Comparate Comparate CMPMD: RT . = RTCC mo . = RTCC mo	QEI2MD W = Writable '1' = Bit is set ted: Read as ' nparator Modu or module is di or module is e 'CC Module Di dule is disable	PWM2MD bit 0' le Disable bit isabled nabled sable bit	U = Unimple	mented bit, read	d as '0'	bit 0
bit 7 Legend: R = Readable b -n = Value at PC bit 15-11 L bit 10 C bit 9 F 1 0 bit 8 F 1 0 bit 8 F 1 0 0 0 0 0 0 0 0 0 0 0 0 0	it DR Jnimplement CMPMD: Con = Comparat = Comparat RTCCMD: RT = RTCC mo = RTCC mo	W = Writable '1' = Bit is set ted: Read as ' nparator Modu or module is di or module is e 'CC Module Di dule is disable	bit 0' le Disable bit isabled nabled sable bit	-			
Legend: R = Readable b -n = Value at PC bit 15-11 L bit 10 C 1 0 bit 9 F 1 0 bit 8 F 1 0 bit 7 C	Jnimplement CMPMD: Con = Comparat = Comparat RTCCMD: RT = RTCC mo = RTCC mo	'1' = Bit is set ted: Read as ' nparator Modu or module is di or module is e 'CC Module Di dule is disable	^{0'} le Disable bit isabled nabled sable bit	-			
R = Readable b -n = Value at PC bit 15-11 L bit 10 C bit 9 F bit 8 F bit 8 F bit 7 C	Jnimplement CMPMD: Con = Comparat = Comparat RTCCMD: RT = RTCC mo = RTCC mo	'1' = Bit is set ted: Read as ' nparator Modu or module is di or module is e 'CC Module Di dule is disable	^{0'} le Disable bit isabled nabled sable bit	-			own
R = Readable b -n = Value at PC bit 15-11 L bit 10 C bit 9 F bit 8 F bit 8 F bit 7 C	Jnimplement CMPMD: Con = Comparat = Comparat RTCCMD: RT = RTCC mo = RTCC mo	'1' = Bit is set ted: Read as ' nparator Modu or module is di or module is e 'CC Module Di dule is disable	^{0'} le Disable bit isabled nabled sable bit	-			own
bit 15-11 L bit 10 C bit 9 F bit 8 F bit 8 F bit 7 C	Jnimplement CMPMD: Con = Comparat = Comparat RTCCMD: RT = RTCC mo = RTCC mo	ted: Read as ' nparator Modu or module is di or module is e CC Module Di dule is disable	^{0'} le Disable bit isabled nabled sable bit	-			own
bit 10 C	CMPMD: Con = Comparate = Comparate RTCCMD: RT = RTCC mo = RTCC mo	nparator Modu or module is di or module is e CC Module Di dule is disable	le Disable bit isabled nabled sable bit				
bit 10 C	CMPMD: Con = Comparate = Comparate RTCCMD: RT = RTCC mo = RTCC mo	nparator Modu or module is di or module is e CC Module Di dule is disable	le Disable bit isabled nabled sable bit				
bit 9 F 1 0 bit 8 F 1 0 bit 7 C	= Comparat = Comparat RTCCMD: RT = RTCC mo = RTCC mo	or module is d or module is e CC Module Di dule is disable	isabled nabled sable bit				
bit 9 F 1 0 bit 8 F 1 0 bit 7 C	= Comparat RTCCMD: RT = RTCC mo = RTCC mo	or module is e CC Module Di dule is disable	nabled sable bit				
bit 9 F 1 0 bit 8 F 1 0 bit 7 C	RTCCMD: RT = RTCC mo = RTCC mo	CC Module Di dule is disable	sable bit				
1 0 bit 8 F 1 0 bit 7 C	= RTCC mo = RTCC mo	dule is disable					
0 bit 8 F 1 0 bit 7 C	= RTCC mo		d				
bit 8 F 1 0 bit 7 C			h				
1 0 bit 7 C		P Module Disal					
bit 7 C	= PMP mod	ule is disabled					
1	= PMP mod	ule is enabled					
	CRCMD: CRC	C Module Disal	ble bit				
0		ule is disabled					
-		ule is enabled					
		C1 Module Dis					
_		dule is disable dule is enableo					
		2 Module Disa					
		lule is disabled					
0	= QEI2 mod	lule is enabled					
bit 4 F	PWM2MD: PV	VM2 Module D	Disable bit				
		odule is disable odule is enable					
bit 3-0 L							

13.4 Timer Control Registers

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON		TSIDL	_	_		_				
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0			
_	TGATE	TCKP	S<1:0>	T32	_	TCS	_			
bit 7		·					bit (
Legend:										
R = Readable		W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
		.								
bit 15	TON: Timerx									
		1 (in 32-bit Tim bit TMRx:TMR								
		bit TMRx:TMR								
		0 (in 16-bit Tim	er mode):							
	1 = Starts 16-									
bit 14	0 = Stops 16-		o '							
bit 13	-	ted: Read as '								
DIL 13	•	TSIDL: Stop in Idle Mode bit 1 = Discontinue timer operation when device enters Idle mode								
	 Discontinue timer operation when device enters Idle mode Continue timer operation in Idle mode 									
bit 12-7	Unimplemented: Read as '0'									
bit 6	TGATE: Time	erx Gated Time	Accumulation	n Enable bit						
	When TCS =									
	This bit is ign									
	<u>When TCS =</u> 1 = Gated times	<u>0:</u> le accumulatio	n enabled							
		le accumulation								
bit 5-4	TCKPS<1:0>	: Timerx Input	Clock Prescal	le Select bits						
	11 = 1:256 pr									
	10 = 1:64 pre									
	01 = 1:8 pres 00 = 1:1 pres									
bit 3			lect bit							
	T32: 32-bit Timerx Mode Select bit 1 = TMRx and TMRy form a 32-bit timer									
	0 = TMRx and TMRy form separate 16-bit timer									
bit 2	Unimplemented: Read as '0'									
bit 1	TCS: Timerx Clock Source Select bit									
	1 = External clock from TxCK pin									
h # 0	0 = Internal c		o'							
bit 0	Unimplemen	ted: Read as '	0.							

REGISTER 13-1: TxCON: TIMER CONTROL REGISTER (x = 2 or 4)

REGISTER 20-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	 BRGH: High Baud Rate Enable bit 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1			
UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0			
URXISEL<1:0>		ADDEN	RIDLE	PERR	FERR	OERR	URXDA			
bit 7							bit 0			
Legend:	Legend:		/ bit	HC = Hardware cleared						
R = Readable	R = Readable bit		oit	U = Unimpler	nented bit, read	1 as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	nown					

bit 15,13	UTXISEL<1:0>: Transmission Interrupt Mode Selection bits
	11 = Reserved; do not use
	10 = Interrupt when a character is transferred to the Transmit Shift register, and as a result, the transmit buffer becomes empty
	01 = Interrupt when the last character is shifted out of the Transmit Shift register; all transmit operations are completed
	 00 = Interrupt when a character is transferred to the Transmit Shift register (this implies there is at least one character open in the transmit buffer)
bit 14	UTXINV: Transmit Polarity Inversion bit
	<u>If IREN = 0:</u>
	1 = UxTX Idle state is '0'
	0 = UxTX Idle state is '1'
	<u>If IREN = 1:</u>
	1 = IrDA encoded UxTX Idle state is '1'
	0 = IrDA encoded UxTX Idle state is '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: Transmit Break bit
	1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit;
	cleared by hardware upon completion
	0 = Sync Break transmission disabled or completed
bit 10	UTXEN: Transmit Enable bit ⁽¹⁾
	1 = Transmit enabled, UxTX pin controlled by UARTx
	 Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by port
h it 0	
bit 9	UTXBF: Transmit Buffer Full Status bit (read-only)
	 1 = Transmit buffer is full 0 = Transmit buffer is not full, at least one more character can be written
bit 8	
DILO	TRMT: Transmit Shift Register Empty bit (read-only)
	 1 = Transmit Shift register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift register is not empty, a transmission is in progress or queued
bit 7-6	URXISEL<1:0>: Receive Interrupt Mode Selection bits
DII 7-0	11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters)
	10 = Interrupt is set on UXRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters)
	0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive
	buffer. Receive buffer has one or more characters
Note 1:	Pafer to Section 17 (11APT) (DS70199) in the "dePIC22E/PIC24H Family Paferance Manual" for

Note 1: Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	—			FBP	² <5:0>		
bit 15							bit
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
			110		B<5:0>	110	
bit 7							bit
Legend:							
R = Readab		W = Writable		U = Unimplen			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14		anted: Deed as f	<u>,</u>				
	•	ented: Read as '					
bit 13-8		FIFO Buffer Poir RB31 buffer	iter dits				
		RB30 buffer					
	•						
	•						
	•						
	000001 =	TRB1 buffer					
	000000 = -	TRB0 buffer					
bit 7-6	Unimplem	ented: Read as '	0'				
bit 5-0	FNRB<5:0	>: FIFO Next Rea	ad Buffer Poir	nter bits			
		RB31 buffer					
	011110 =	RB30 buffer					
	•						
	•						
	•	TRB1 buffer					

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_		ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN
bit 15		.,					bit 8
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF
bit 7	•		L				bit C
Legend:		C = Writable	bit, but only '0		n to clear the bit		
R = Readabl	le bit	W = Writable	bit	-	mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
L:1 1 7 1 4		ted. Deed oo f	0'				
bit 15-14 bit 13	-	i ted: Read as ' mitter in Error		hit			
DIE 13		er is in Bus Of		DIL			
		er is not in Bus					
bit 12	TXBP: Trans	mitter in Error	State Bus Pas	sive bit			
	1 = Transmitt	er is in Bus Pa	ssive state				
		er is not in Bus					
bit 11		RXBP: Receiver in Error State Bus Passive bit					
	1 = Receiver is in Bus Passive state 0 = Receiver is not in Bus Passive state						
bit 10	TXWAR: Transmitter in Error State Warning bit						
		er is in Error W					
		er is not in Erro	•	ate			
bit 9	RXWAR: Red	eiver in Error	State Warning	bit			
		is in Error War	•				
1.11.0		is not in Error	-				
bit 8				State Warning te Warning sta			
				State Warning			
bit 7		Message Red			,		
		Request has o					
	0 = Interrupt I	Request has n	ot occurred				
bit 6	WAKIF: Bus	Wake-up Activ	ity Interrupt Fl	ag bit			
		Request has o					
bit 5		Request has n		ourcos in CilNT	TF<13:8> regist	or)	
DIL D		Request has o			TF<13.02 Tegist	er)	
		Request has n					
bit 4	-	ted: Read as '					
bit 3	•	Almost Full In		it			
		Request has o					
	0 = Interrupt I	Request has n	ot occurred				
bit 2		Buffer Overflo	-	ag bit			
		Request has o					
L:1 1	-	Request has n					
bit 1		ffer Interrupt Fl Request has o					
		Request has n					
bit 0	-	fer Interrupt Fl					
		Request has o					

REGISTER 22-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)
	When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or
	Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence
bit 2	ASAM: ADC Sample Auto-Start bit
	 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADC Sample Enable bit
	 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software can write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADC Conversion Status bit
	 1 = ADC conversion cycle is completed 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit does NOT affect any operation in

progress. Automatically cleared by hardware at start of a new conversion.

23.6 DAC Control Registers

R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	
DACEN		DACSIDL	AMPON				FORM	
bit 15		·					bit	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	
_				DACFDIV<6:0)>			
bit 7							bit	
Legend:								
R = Readable	o hit	W = Writable	hit	II – Unimploi	mented bit, read	1 22 (0)		
				-				
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN	
bit 15	DACEN: DA	C1 Enable bit						
	1 = Enables 0 = Disables							
bit 14			`					
bit 13	-	Unimplemented: Read as '0' DACSIDL: Stop in Idle Mode bit						
		iue module ope		levice enters lo	lle mode			
		module operat						
bit 12		AMPON: Enable Analog Output Amplifier in Sleep Mode/Stop-in Idle Mode bit						
	1 = Analog C	Output Amplifier Output Amplifier	is enabled du	iring Sleep Mo	de/Stop-in Idle r	node		
bit 11-9	-	nted: Read as '		5	·			
bit 8	-	Format Select						
	1 = Signed ir	nteger						
	0 = Unsigned	•						
bit 7	Unimplemer	nted: Read as '	0'					
bit 6-0	DACFDIV<6	:0>: DAC Clock	Divider bits					
	1111111 =	Divide input clo	ck by 128					
	•							
	•							
	•							
	0000101 =	Divide input clo	ck by 6 (defa	ult)				
	•							
	•							
	•							
		Divide input clo						
		Divide input clo						
	0000000 =	Divide input clo	ск by 1 (no di	vide)				

REGISTER 23-1: DAC1CON: DAC CONTROL REGISTER

24.2 Comparator Control Register

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CMIDL	_	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN ⁽¹⁾	C1OUTEN ⁽²
bit 15							bit 8
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2OUT	C10UT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15	1 = When de	in Idle Mode b vice enters Idle normal modul	e mode, modu		nerate interrup	ots. Module is sti	l enabled
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	C2EVT: Comparator 2 Event bit						
	 1 = Comparator output changed states 0 = Comparator output did not change states 						
bit 12	C1EVT: Comparator 1 Event bit						
		tor output chai tor output did i		ates			
bit 11		arator 2 Enable	e bit				
	•	tor is enabled tor is disabled					
bit 10	C1EN: Compa	arator 1 Enable	e bit				
		tor is enabled tor is disabled					
bit 9	C2OUTEN: C	omparator 2 C	utput Enable	bit ⁽¹⁾			
		tor output is di tor output is no					
bit 8	-	omparator 1 C					
	•	tor output is di tor output is no					
bit 7	-	, parator 2 Outp					
	When C2INV						
	1 = C2 VIN+ 2 0 = C2 VIN+ 2	-					
	When C2INV	= 1:					
	0 = C2 VIN+ 2 1 = C2 VIN+ 4	-					

REGISTER 24-1: CMCON: COMPARATOR CONTROL REGISTER

- **Note 1:** If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See **Section 11.6 "Peripheral Pin Select"** for more information.
 - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ALRMEN	CHIME		AMA	SK<3:0>		ALRMP	TR<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ARP	T<7:0>			
bit 7							bit (
Legend:							
R = Readabl		W = Writable		•	nented bit, read		
-n = Value at	t POR	'1' = Bit is set	i	'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15		Alarm Enable bit					
bit 10	1 = Alarm i CHIME	s enabled (clear = 0)		ally after an ala	rm event when	ever ARPT<7:0)> = 0x00 and
	0 = Alarm i						
bit 14	-	ime Enable bit			II avar fram Ov		
		is enabled; ARP is disabled; ARF					
bit 13-10		0>: Alarm Mask					
		erved – do not u	•	bito			
	101x = Res	erved – do not u	ise				
	1001 = Onc	e a year (excep	t when config	ured for Februa	ry 29th, once e	very 4 years)	
	1000 = Onc						
	0111 = Onc						
	0110 = Onc 0101 = Eve	•					
		ry 10 minutes					
	0011 = Eve						
	0011 = Eve 0010 = Eve	ry minute ry 10 seconds					
	0011 = Eve 0010 = Eve 0001 = Eve	ry minute ry 10 seconds ry second					
	0011 = Eve 0010 = Eve 0001 = Eve 0000 = Eve	ry minute ry 10 seconds ry second ry half second					
bit 9-8	0011 = Eve 0010 = Eve 0001 = Eve 0000 = Eve ALRMPTR<	ry minute ry 10 seconds ry second ry half second < 1:0>: Alarm Va	-				
bit 9-8	0011 = Eve 0010 = Eve 0001 = Eve 0000 = Eve ALRMPTR Points to the	ry minute ry 10 seconds ry second ry half second < 1:0>: Alarm Val corresponding <i>J</i>	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	0011 = Eve 0010 = Eve 0001 = Eve 0000 = Eve ALRMPTR< Points to the the ALRMP	ry minute ry 10 seconds ry second ry half second < 1:0>: Alarm Val corresponding <i>J</i> TR<1:0> value d	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	0011 = Eve 0010 = Eve 0001 = Eve 0000 = Eve ALRMPTR< Points to the the ALRMP	ry minute ry 10 seconds ry second ry half second < 1:0>: Alarm Val e corresponding <i>J</i> TR<1:0> value d <u>15:8>:</u>	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	0011 = Eve 0010 = Eve 0001 = Eve 0000 = Eve ALRMPTR< Points to the the ALRMP	ry minute ry 10 seconds ry second ry half second < 1:0>: Alarm Val corresponding <i>J</i> TR<1:0> value d <u>15:8>:</u> lemented	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	0011 = Eve 0010 = Eve 0001 = Eve ALRMPTR< Points to the the ALRMP <u>ALRMVAL<</u> 11 = Unimp 10 = ALRM 01 = ALRM	ry minute ry 10 seconds ry second ry half second < 1:0>: Alarm Val e corresponding <i>J</i> TR<1:0> value d <u>15:8>:</u> lemented MNTH WD	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	0011 = Eve 0010 = Eve 0000 = Eve ALRMPTR Points to the the ALRMP <u>ALRMVAL<</u> 11 = Unimp 10 = ALRM 01 = ALRM 00 = ALRM	ry minute ry 10 seconds ry second ry half second < 1:0>: Alarm Val e corresponding <i>J</i> TR<1:0> value d <u>15:8>:</u> lemented MNTH WD MIN	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	0011 = Eve 0010 = Eve 0000 = Eve ALRMPTR Points to the the ALRMP ALRMVAL 11 = Unimp 10 = ALRM 01 = ALRM 00 = ALRM	ry minute ry 10 seconds ry second ry half second < 1:0>: Alarm Val e corresponding <i>J</i> TR<1:0> value d <u>15:8>:</u> lemented MNTH WD MIN <u>7:0>:</u>	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	0011 = Eve 0010 = Eve 0001 = Eve ALRMPTR Points to the the ALRMP ALRMVAL 11 = Unimp 10 = ALRM 01 = ALRM 00 = ALRM ALRMVAL 11 = Unimp	ry minute ry 10 seconds ry second ry half second < 1:0>: Alarm Val e corresponding <i>J</i> TR<1:0> value d <u>15:8>:</u> lemented MNTH WD MIN <u>7:0>:</u> lemented	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	0011 = Eve 0010 = Eve 0001 = Eve ALRMPTR Points to the the ALRMP ALRMVAL 11 = Unimp 10 = ALRM 00 = ALRM <u>ALRMVAL</u> 11 = Unimp 10 = ALRM	ry minute ry 10 seconds ry second ry half second <1:0>: Alarm Val e corresponding <i>J</i> TR<1:0> value d <u>15:8>:</u> lemented MNTH WD MIN <u>7:0>:</u> lemented DAY	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	0011 = Eve 0010 = Eve 0001 = Eve ALRMPTR Points to the the ALRMP ALRMVAL 11 = Unimp 10 = ALRM 01 = ALRM 00 = ALRM ALRMVAL 11 = Unimp	ry minute ry 10 seconds ry second ry half second <1:0>: Alarm Val e corresponding <i>J</i> TR<1:0> value d <u>15:8>:</u> lemented MNTH WD MIN <u>7:0>:</u> lemented DAY HR	Alarm Value re	gisters when re	ading ALRMVA		
	0011 = Eve 0010 = Eve 0001 = Eve ALRMPTR Points to the the ALRMP <u>ALRMVAL</u> 11 = Unimp 10 = ALRM 01 = ALRM 00 = ALRM 11 = Unimp 10 = ALRM 01 = ALRM 01 = ALRM	ry minute ry 10 seconds ry second ry half second <1:0>: Alarm Val e corresponding <i>J</i> TR<1:0> value d <u>15:8>:</u> lemented MNTH WD MIN <u>7:0>:</u> lemented DAY HR SEC	Alarm Value re ecrements on	gisters when re every read or w	ading ALRMVA		
	0011 = Eve 0010 = Eve 0001 = Eve ALRMPTR Points to the the ALRMP ALRMVAL 11 = Unimp 10 = ALRM 00 = ALRM 11 = Unimp 10 = ALRM 00 = ALRM 01 = ALRM 01 = ALRM	ry minute ry 10 seconds ry second ry half second <1:0>: Alarm Val e corresponding <i>J</i> TR<1:0> value d <u>15:8>:</u> lemented MNTH WD MIN <u>7:0>:</u> lemented DAY HR	Alarm Value re ecrements on Counter Value	gisters when re every read or w	ading ALRMVA		
	0011 = Eve 0010 = Eve 0001 = Eve ALRMPTR Points to the the ALRMP ALRMVAL 11 = Unimp 10 = ALRM 00 = ALRM 11 = Unimp 10 = ALRM 00 = ALRM 01 = ALRM 01 = ALRM	ry minute ry 10 seconds ry second ry half second < 1:0>: Alarm Val e corresponding <i>J</i> TR<1:0> value d <u>15:8>:</u> lemented MNTH WD MIN <u>7:0>:</u> lemented DAY HR SEC :: Alarm Repeat	Alarm Value re ecrements on Counter Value	gisters when re every read or w	ading ALRMVA		
	0011 = Eve 0010 = Eve 0001 = Eve ALRMPTR Points to the the ALRMP ALRMVAL 11 = Unimp 10 = ALRM 00 = ALRM 11 = Unimp 10 = ALRM 00 = ALRM 01 = ALRM 01 = ALRM	ry minute ry 10 seconds ry second ry half second < 1:0>: Alarm Val e corresponding <i>J</i> TR<1:0> value d <u>15:8>:</u> lemented MNTH WD MIN <u>7:0>:</u> lemented DAY HR SEC :: Alarm Repeat	Alarm Value re ecrements on Counter Value	gisters when re every read or w	ading ALRMVA		
bit 9-8 bit 7-0	0011 = Eve 0010 = Eve 0001 = Eve 0000 = Eve ALRMPTR Points to the the ALRMP <u>ALRMVAL<</u> 11 = Unimp 10 = ALRM 00 = ALRM 01 = ALRM 01 = ALRM 01 = ALRM 01 = ALRM 01 = ALRM 01 = ALRM	ry minute ry 10 seconds ry second ry half second < 1:0>: Alarm Val e corresponding <i>J</i> TR<1:0> value d <u>15:8>:</u> lemented MNTH WD MIN <u>7:0>:</u> lemented DAY HR SEC :: Alarm Repeat = Alarm will repe	Alarm Value re ecrements on Counter Value eat 255 more	gisters when re every read or w	ading ALRMVA		
	0011 = Eve 0010 = Eve 0001 = Eve 0000 = Eve ALRMPTR Points to the the ALRMP <u>ALRMVAL<</u> 11 = Unimp 10 = ALRM 00 = ALRM 01 = ALRM	ry minute ry 10 seconds ry second ry half second < 1:0>: Alarm Val e corresponding <i>J</i> TR<1:0> value d <u>15:8>:</u> lemented MNTH WD MIN <u>7:0>:</u> lemented DAY HR SEC :: Alarm Repeat	Alarm Value re ecrements on Counter Value eat 255 more f	gisters when re every read or w e bits imes	eading ALRMVA	ALH until it reach	nes '00'.

REGISTER 25-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

Register 27-2:	ister 27-2: PMMODE: PARALLEL PORT MODE REGISTER						
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUSY	IRQ	M<1:0>	INC	VI<1:0>	MODE16	MODE	=<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAITB<1	:0> ⁽¹⁾		WAI	ГМ<3:0>		WAITE	<1:0> ⁽¹⁾
bit 7							bit (
Legend:							
R = Readable bi	t	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
-n = Value at PC	R	'1' = Bit is se	t	ʻ0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	BUSY: Busv	v bit (Master mo	de onlv)				
:	-	usy (not useful	• ·	cessor stall is a	ictive)		
bit 14-13	RQM<1:0>:	Interrupt Requ	est Mode bits				
	or on a 10 = No inte 11 = Interrup		peration when l, processor si the end of the	PMA<1:0> = : all activated	Write Buffer 3 is v 11 (Addressable de		
bit 12-11 I	INCM<1:0>: Increment Mode bits						
	10 = Decren	ad and write bu nent ADDR<10: ent ADDR<10:0 rement or decre	0> by 1 every)> by 1 every	read/write cyc read/write cycl		()	
bit 10	MODE16: 8/	/16-bit Mode bit					
					o the data registe the data register		
bit 9-8	MODE<1:0>	·: Parallel Port	Mode Select b	vits	-		
	10 = Master	mode 2 (PMCS ced PSP, contro	61, PMRD <u>, PN</u> I signals (PM	<u>IWR, PMBE, F</u> RD, PM <u>WR, PI</u>	PMBE, PMA <x:0 PMA<x:0> and Pl MCS1, PMD<7:0 , PMWR, PMCS</x:0></x:0 	MD<7:0>) <u>></u> and PMA<1:	.0>)
bit 7-6	NAITB<1:0	>: Data Setup to	Read/Write	Wait State Con	figuration bits ⁽¹⁾		
	10 = Data w 01 = Data w	ait of 4 Tcy; mu ait of 3 Tcy; mu ait of 2 Tcy; mu ait of 1 Tcy; mu	Itiplexed addr Itiplexed addr	ess phase of 3 ess phase of 2	TCY TCY		
bit 5-2	NAITM<3:0	>: Read to Byte	Enable Strob	e Wait State C	onfiguration bits		
	1111 = Wait	of additional 1	5 TCY				
	,						
		of additional 1 additional wait c		on forced into (ane Tcv)		
		 Data Hold Aft 	• • • •				
	11 = Wait of 10 = Wait of 11 = Wait of 10 = Wait of 10 = Wait of	4 Tcy 3 Tcy 2 Tcy					

Register 27-2: PMMODE: PARALLEL PORT MODE REGISTER

Note 1: WAITB and WAITE bits are ignored whenever WAITM3:WAITM0 = 0000.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

DC CHARACT	ERISTICS		(unless othe		5: 3.0V to 3.6V ≤TA ≤+ 85°C for Indu ≤TA ≤+125°C for Extr			
Parameter No. ⁽³⁾	Typical ⁽²⁾	Мах	Units	Conditions				
Idle Current (li								
DC40d	8	10	mA	-40°C				
DC40a	8	10	mA	+25°C		10 MIPS		
DC40b	9	10	mA	+85°C	3.3V			
DC40c	10	13	mA	+125°C				
DC41d	13	15	mA	-40°C				
DC41a	13	15	mA	+25°C	3.3V	16 MIPS		
DC41b	13	16	mA	+85°C	5.50			
DC41c	13	19	mA	+125°C				
DC42d	15	18	mA	-40°C		20 MIPS		
DC42a	16	18	mA	+25°C	3.3V			
DC42b	16	19	mA	+85°C	5.50	20 MIF 3		
DC42c	17	22	mA	+125°C				
DC43d	23	27	mA	-40°C				
DC43a	23	26	mA	+25°C	3.3V	30 MIPS		
DC43b	24	28	mA	+85°C	5.50	JU IVITE J		
DC43c	25	31	mA	+125°C				
DC44d	31	42	mA	-40°C				
DC44a	31	36	mA	+25°C	3.3V	40 MIPS		
DC44b	32	39	mA	+85°C	5.57			
DC44c	34	43	mA	+125°C]			

TABLE 31-6: DC CHARACTERISTICS: IDLE CURRENT (lidle)

Note 1: Base IIDLE current is measured as follows:

 CPU core is off (i.e., Idle mode), oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration word
- External Secondary Oscillator disabled (i.e., SOSCO and SOSCI pins configured as digital I/O inputs)
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero)
- JTAG is disabled
- 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- 3: These parameters are characterized but not tested in manufacturing.

FIGURE 31-10: MOTOR CONTROL PWM MODULE FAULT TIMING CHARACTERISTICS




FIGURE 31-11: MOTOR CONTROL PWM MODULE TIMING CHARACTERISTICS




TABLE 31-29: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS

			(unless	otherwis	se stated rature) -40°C ≤T/	8.0V to 3.6V A ≤ +85°C for Industrial A ≤ +125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions				Conditions
MP10	TFPWM	PWM Output Fall Time	—	—	—	ns	See parameter DO32
MP11	TRPWM	PWM Output Rise Time	—	—	—	ns	See parameter DO31
MP20	Tfd	Fault Input ↓to PWM I/O Change	-	—	50	ns	_
MP30	Tfh	Minimum Pulse Width	50	—		ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

AC CHARACTERISTICS			Standard Operating (unless otherwise s Operating temperate	,			
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP	
15 Mhz	Table 31-33	—	_	0,1	0,1	0,1	
9 Mhz	_	Table 31-34	—	1	0,1	1	
9 Mhz	—	Table 31-35	—	0	0,1	1	
15 Mhz	_	_	Table 31-36	1	0	0	
11 Mhz	_	_	Table 31-37	1	1	0	
15 Mhz			Table 31-38	0	1	0	
11 Mhz	_	_	Table 31-39	0	0	0	

TABLE 31-32: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

FIGURE 31-14: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS





FIGURE 31-15: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS



АС СНА				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP10	TscP	Maximum SCK Frequency	—	_	15	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	-	—	_	ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	—	—		ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_	_	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	-	—	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	-	6	20	ns	—	
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—	


TABLE 31-33: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS


Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.





Section Name	Update Description
Section 30.0 "Electrical Characteristics"	Updated Max MIPS for temperature range of -40°C to +125°C in Table 30-1
	Updated typical values in Thermal Packaging Characteristics in Table 30-3
	Added parameters DI11 and DI12 to Table 30-9
	Updated minimum values for parameters D136 (TRw) and D137 (TPE) and removed typical values in Table 30-12
	Added Extended temperature range to Table 30-13
	Updated Note 2 in Table 30-38
	Updated parameter AD63 and added Note 3 to Table 30-42 and Table 30-43

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)