



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPS
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	21
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128mc202t-i-mm">https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128mc202t-i-mm</a>

**TABLE 4-29: REAL-TIME CLOCK AND CALENDAR REGISTER MAP**

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620	Alarm Value Register Window based on APTR<1:0>																xxxx
ALCFGRPT	0622	ALRMEN	CHIME	AMASK<3:0>				ALRMPTR<1:0>		ARPT<7:0>							0000	
RTCVAL	0624	RTCC Value Register Window based on RTCPTR<1:0>																xxxx
RCFGCAL	0626	RTCEN	—	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR<1:0>		CAL<7:0>							0000	
PADCFG1	02FC	—	—	—	—	—	—	—	—	—	—	—	—	—	—	RTSECSSEL	PMPTTL	0000

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-30: CRC REGISTER MAP**

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
CRCCON	0640	—	—	CSIDL	VWORD<4:0>					CRCFUL	CRCMPT	—	CRCGO	PLEN<3:0>					0000
CRCXOR	0642	X<15:0>																0000	
CRCDAT	0644	CRC Data Input Register																0000	
CRCWDAT	0646	CRC Result Register																0000	

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-31: DUAL COMPARATOR REGISTER MAP**

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMCON	0630	CMIDL	—	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN	C1OUTEN	C2OUT	C1OUT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS	0000
CVRCON	0632	—	—	—	—	—	—	—	—	CVREN	CVROE	CVRR	CVRSS	CVR<3:0>				0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-32: PORTA REGISTER MAP FOR dsPIC33FJ128MC202/802, dsPIC33FJ64MC202/802 AND dsPIC33FJ32MC302**

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	—	—	—	—	—	—	—	—	—	—	—	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	001F
PORTA	02C2	—	—	—	—	—	—	—	—	—	—	—	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	02C4	—	—	—	—	—	—	—	—	—	—	—	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
ODCA	02C6	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**REGISTER 6-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup> (CONTINUED)**

bit 1      **BOR:** Brown-out Reset Flag bit  
            1 = A Brown-out Reset has occurred  
            0 = A Brown-out Reset has not occurred

bit 0      **POR:** Power-on Reset Flag bit  
            1 = A Power-on Reset has occurred  
            0 = A Power-on Reset has not occurred

- Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
- 2:** If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

**REGISTER 7-19: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4**

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	CNIP<2:0>			—	CMIP<2:0>		
bit 15				bit 8			

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	MI2C1IP<2:0>			—	SI2C1IP<2:0>		
bit 7				bit 0			

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-12 **CNIP<2:0>:** Change Notification Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 11 **Unimplemented:** Read as '0'

bit 10-8 **CMIP<2:0>:** Comparator Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 7 **Unimplemented:** Read as '0'

bit 6-4 **MI2C1IP<2:0>:** I2C1 Master Events Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 3 **Unimplemented:** Read as '0'

bit 2-0 **SI2C1IP<2:0>:** I2C1 Slave Events Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

**REGISTER 10-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3**

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	CMPMD	RTCCMD	PMPMD
bit 15					bit 8		

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
CRCMD	DAC1MD	QE12MD	PWM2MD	—	—	—	—
bit 7					bit 0		

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15-11     **Unimplemented:** Read as '0'
- bit 10        **CMPMD:** Comparator Module Disable bit
  - 1 = Comparator module is disabled
  - 0 = Comparator module is enabled
- bit 9         **RTCCMD:** RTCC Module Disable bit
  - 1 = RTCC module is disabled
  - 0 = RTCC module is enabled
- bit 8         **PMPMD:** PMP Module Disable bit
  - 1 = PMP module is disabled
  - 0 = PMP module is enabled
- bit 7         **CRCMD:** CRC Module Disable bit
  - 1 = CRC module is disabled
  - 0 = CRC module is enabled
- bit 6         **DAC1MD:** DAC1 Module Disable bit
  - 1 = DAC1 module is disabled
  - 0 = DAC1 module is enabled
- bit 5         **QE12MD:** QE12 Module Disable bit
  - 1 = QE12 module is disabled
  - 0 = QE12 module is enabled
- bit 4         **PWM2MD:** PWM2 Module Disable bit
  - 1 = PWM2 module is disabled
  - 0 = PWM2 module is enabled
- bit 3-0       **Unimplemented:** Read as '0'

## 13.4 Timer Control Registers

REGISTER 13-1: TxCON: TIMER CONTROL REGISTER (x = 2 or 4)

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON	—	TSIDL	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
—	TGATE	TCKPS<1:0>	T32	—	TCS	—	—
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15      **TON:** Timerx On bit  
 When T32 = 1 (in 32-bit Timer mode):  
 1 = Starts 32-bit TMRx:TMRy timer pair  
 0 = Stops 32-bit TMRx:TMRy timer pair  
 When T32 = 0 (in 16-bit Timer mode):  
 1 = Starts 16-bit timer  
 0 = Stops 16-bit timer
- bit 14      **Unimplemented:** Read as '0'
- bit 13      **TSIDL:** Stop in Idle Mode bit  
 1 = Discontinue timer operation when device enters Idle mode  
 0 = Continue timer operation in Idle mode
- bit 12-7    **Unimplemented:** Read as '0'
- bit 6      **TGATE:** Timerx Gated Time Accumulation Enable bit  
 When TCS = 1:  
 This bit is ignored.  
 When TCS = 0:  
 1 = Gated time accumulation enabled  
 0 = Gated time accumulation disabled
- bit 5-4    **TCKPS<1:0>:** Timerx Input Clock Prescale Select bits  
 11 = 1:256 prescale value  
 10 = 1:64 prescale value  
 01 = 1:8 prescale value  
 00 = 1:1 prescale value
- bit 3      **T32:** 32-bit Timerx Mode Select bit  
 1 = TMRx and TMRy form a 32-bit timer  
 0 = TMRx and TMRy form separate 16-bit timer
- bit 2      **Unimplemented:** Read as '0'
- bit 1      **TCS:** Timerx Clock Source Select bit  
 1 = External clock from TxCK pin  
 0 = Internal clock (FOSC/2)
- bit 0      **Unimplemented:** Read as '0'

**REGISTER 20-1: UxMODE: UARTx MODE REGISTER (CONTINUED)**

bit 4	<b>URXINV:</b> Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	<b>BRGH:</b> High Baud Rate Enable bit 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	<b>PDSEL&lt;1:0&gt;:</b> Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	<b>STSEL:</b> Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit

**Note 1:** Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.

**2:** This feature is only available for the 16x BRG mode (BRGH = 0).

**REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER**

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN <sup>(1)</sup>	UTXBF	TRMT
bit 15						bit 8	

R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEL<1:0>		ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

<b>Legend:</b>	C = Clear only bit	HC = Hardware cleared
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared      x = Bit is unknown

- bit 15,13      **UTXISEL<1:0>:** Transmission Interrupt Mode Selection bits
- 11 = Reserved; do not use
  - 10 = Interrupt when a character is transferred to the Transmit Shift register, and as a result, the transmit buffer becomes empty
  - 01 = Interrupt when the last character is shifted out of the Transmit Shift register; all transmit operations are completed
  - 00 = Interrupt when a character is transferred to the Transmit Shift register (this implies there is at least one character open in the transmit buffer)
- bit 14      **UTXINV:** Transmit Polarity Inversion bit
- If IREN = 0:
- 1 = UxTX Idle state is '0'
  - 0 = UxTX Idle state is '1'
- If IREN = 1:
- 1 = IrDA encoded UxTX Idle state is '1'
  - 0 = IrDA encoded UxTX Idle state is '0'
- bit 12      **Unimplemented:** Read as '0'
- bit 11      **UTXBRK:** Transmit Break bit
- 1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
  - 0 = Sync Break transmission disabled or completed
- bit 10      **UTXEN:** Transmit Enable bit<sup>(1)</sup>
- 1 = Transmit enabled, UxTX pin controlled by UARTx
  - 0 = Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by port
- bit 9      **UTXBF:** Transmit Buffer Full Status bit (read-only)
- 1 = Transmit buffer is full
  - 0 = Transmit buffer is not full, at least one more character can be written
- bit 8      **TRMT:** Transmit Shift Register Empty bit (read-only)
- 1 = Transmit Shift register is empty and transmit buffer is empty (the last transmission has completed)
  - 0 = Transmit Shift register is not empty, a transmission is in progress or queued
- bit 7-6      **URXISEL<1:0>:** Receive Interrupt Mode Selection bits
- 11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters)
  - 10 = Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters)
  - 0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer. Receive buffer has one or more characters

**Note 1:** Refer to **Section 17. “UART”** (DS70188) in the “dsPIC33F/PIC24H Family Reference Manual” for information on enabling the UART module for transmit operation.



**REGISTER 21-5: CiFIFO: ECAN™ FIFO STATUS REGISTER**

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	—	FBP<5:0>					
bit 15						bit 8	

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	—	FNRB<5:0>					
bit 7						bit 0	

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
 -n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 15-14                      **Unimplemented:** Read as '0'

bit 13-8                      **FBP<5:0>:** FIFO Buffer Pointer bits

011111 = RB31 buffer

011110 = RB30 buffer

•

•

•

000001 = TRB1 buffer

000000 = TRB0 buffer

bit 7-6                      **Unimplemented:** Read as '0'

bit 5-0                      **FNRB<5:0>:** FIFO Next Read Buffer Pointer bits

011111 = RB31 buffer

011110 = RB30 buffer

•

•

•

000001 = TRB1 buffer

000000 = TRB0 buffer

**REGISTER 21-6: CiINTF: ECAN™ INTERRUPT FLAG REGISTER**

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	—	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN
bit 15							
							bit 8

R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
IVRIF	WAKIF	ERRIF	—	FIFOIF	RBOVIF	RBIF	TBIF
bit 7							
							bit 0

<b>Legend:</b>	C = Writable bit, but only '0' can be written to clear the bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	<b>Unimplemented:</b> Read as '0'
bit 13	<b>TXBO:</b> Transmitter in Error State Bus Off bit 1 = Transmitter is in Bus Off state 0 = Transmitter is not in Bus Off state
bit 12	<b>TXBP:</b> Transmitter in Error State Bus Passive bit 1 = Transmitter is in Bus Passive state 0 = Transmitter is not in Bus Passive state
bit 11	<b>RXBP:</b> Receiver in Error State Bus Passive bit 1 = Receiver is in Bus Passive state 0 = Receiver is not in Bus Passive state
bit 10	<b>TXWAR:</b> Transmitter in Error State Warning bit 1 = Transmitter is in Error Warning state 0 = Transmitter is not in Error Warning state
bit 9	<b>RXWAR:</b> Receiver in Error State Warning bit 1 = Receiver is in Error Warning state 0 = Receiver is not in Error Warning state
bit 8	<b>EWARN:</b> Transmitter or Receiver in Error State Warning bit 1 = Transmitter or Receiver is in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state
bit 7	<b>IVRIF:</b> Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred
bit 6	<b>WAKIF:</b> Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred
bit 5	<b>ERRIF:</b> Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred
bit 4	<b>Unimplemented:</b> Read as '0'
bit 3	<b>FIFOIF:</b> FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred
bit 2	<b>RBOVIF:</b> RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred
bit 1	<b>RBIF:</b> RX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred
bit 0	<b>TBIF:</b> TX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred

**REGISTER 22-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)**

- bit 3      **SIMSAM:** Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)  
            **When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0'**  
            1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or  
                Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01)  
            0 = Samples multiple channels individually in sequence
- bit 2      **ASAM:** ADC Sample Auto-Start bit  
            1 = Sampling begins immediately after last conversion. SAMP bit is auto-set  
            0 = Sampling begins when SAMP bit is set
- bit 1      **SAMP:** ADC Sample Enable bit  
            1 = ADC sample/hold amplifiers are sampling  
            0 = ADC sample/hold amplifiers are holding  
            If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1.  
            If SSRC = 000, software can write '0' to end sampling and start conversion. If SSRC ≠ 000,  
            automatically cleared by hardware to end sampling and start conversion.
- bit 0      **DONE:** ADC Conversion Status bit  
            1 = ADC conversion cycle is completed  
            0 = ADC conversion not started or in progress  
            Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear  
            DONE status (software not allowed to write '1'). Clearing this bit does NOT affect any operation in  
            progress. Automatically cleared by hardware at start of a new conversion.

## 23.6 DAC Control Registers

### REGISTER 23-1: DAC1CON: DAC CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
DACEN	—	DACSIDL	AMPON	—	—	—	FORM
bit 15				bit 8			

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
—	DACFDIV<6:0>						
bit 7				bit 0			

#### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15      **DACEN:** DAC1 Enable bit  
             1 = Enables module  
             0 = Disables module
- bit 14      **Unimplemented:** Read as '0'
- bit 13      **DACSIDL:** Stop in Idle Mode bit  
             1 = Discontinue module operation when device enters Idle mode  
             0 = Continue module operation in Idle mode
- bit 12      **AMPON:** Enable Analog Output Amplifier in Sleep Mode/Stop-in Idle Mode bit  
             1 = Analog Output Amplifier is enabled during Sleep Mode/Stop-in Idle mode  
             0 = Analog Output Amplifier is disabled during Sleep Mode/Stop-in Idle mode
- bit 11-9    **Unimplemented:** Read as '0'
- bit 8        **FORM:** Data Format Select bit  
             1 = Signed integer  
             0 = Unsigned integer
- bit 7        **Unimplemented:** Read as '0'
- bit 6-0     **DACFDIV<6:0>:** DAC Clock Divider bits  
             1111111 = Divide input clock by 128  
             •  
             •  
             •  
             0000101 = Divide input clock by 6 (default)  
             •  
             •  
             •  
             0000010 = Divide input clock by 3  
             0000001 = Divide input clock by 2  
             0000000 = Divide input clock by 1 (no divide)

## 24.2 Comparator Control Register

**REGISTER 24-1: CMCON: COMPARATOR CONTROL REGISTER**

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CMIDL	—	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN <sup>(1)</sup>	C1OUTEN <sup>(2)</sup>
bit 15						bit 8	

R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2OUT	C1OUT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS
bit 7						bit 0	

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15      **CMIDL:** Stop in Idle Mode bit  
1 = When device enters Idle mode, module does not generate interrupts. Module is still enabled  
0 = Continue normal module operation in Idle mode
- bit 14      **Unimplemented:** Read as '0'
- bit 13      **C2EVT:** Comparator 2 Event bit  
1 = Comparator output changed states  
0 = Comparator output did not change states
- bit 12      **C1EVT:** Comparator 1 Event bit  
1 = Comparator output changed states  
0 = Comparator output did not change states
- bit 11      **C2EN:** Comparator 2 Enable bit  
1 = Comparator is enabled  
0 = Comparator is disabled
- bit 10      **C1EN:** Comparator 1 Enable bit  
1 = Comparator is enabled  
0 = Comparator is disabled
- bit 9      **C2OUTEN:** Comparator 2 Output Enable bit <sup>(1)</sup>  
1 = Comparator output is driven on the output pad  
0 = Comparator output is not driven on the output pad
- bit 8      **C1OUTEN:** Comparator 1 Output Enable bit <sup>(2)</sup>  
1 = Comparator output is driven on the output pad  
0 = Comparator output is not driven on the output pad
- bit 7      **C2OUT:** Comparator 2 Output bit  
When C2INV = 0:  
1 = C2 VIN+ > C2 VIN-  
0 = C2 VIN+ < C2 VIN-  
When C2INV = 1:  
0 = C2 VIN+ > C2 VIN-  
1 = C2 VIN+ < C2 VIN-

**Note 1:** If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See [Section 11.6 “Peripheral Pin Select”](#) for more information.

**2:** If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See [Section 11.6 “Peripheral Pin Select”](#) for more information.

**REGISTER 25-3: ALCFGRPT: ALARM CONFIGURATION REGISTER**

R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0	
ALRMEN		CHIME		AMASK<3:0>						ALRMPTR<1:0>			
bit 15												bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ARPT<7:0>							
bit 7						bit 0	

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
 -n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

- bit 15      **ALRMEN:** Alarm Enable bit  
 1 = Alarm is enabled (cleared automatically after an alarm event whenever ARPT<7:0> = 0x00 and CHIME = 0)  
 0 = Alarm is disabled
- bit 14      **CHIME:** Chime Enable bit  
 1 = Chime is enabled; ARPT<7:0> bits are allowed to roll over from 0x00 to 0xFF  
 0 = Chime is disabled; ARPT<7:0> bits stop once they reach 0x00
- bit 13-10      **AMASK<3:0>:** Alarm Mask Configuration bits  
 11xx = Reserved – do not use  
 101x = Reserved – do not use  
 1001 = Once a year (except when configured for February 29th, once every 4 years)  
 1000 = Once a month  
 0111 = Once a week  
 0110 = Once a day  
 0101 = Every hour  
 0100 = Every 10 minutes  
 0011 = Every minute  
 0010 = Every 10 seconds  
 0001 = Every second  
 0000 = Every half second
- bit 9-8      **ALRMPTR<1:0>:** Alarm Value Register Window Pointer bits  
 Points to the corresponding Alarm Value registers when reading ALRMVALH and ALRMVALL registers; the ALRMPTR<1:0> value decrements on every read or write of ALRMVALH until it reaches '00'.  
ALRMVAL<15:8>:  
 11 = Unimplemented  
 10 = ALRMMNTH  
 01 = ALRMWD  
 00 = ALRMMIN  
ALRMVAL<7:0>:  
 11 = Unimplemented  
 10 = ALRMDAY  
 01 = ALRMHR  
 00 = ALRMSEC
- bit 7-0      **ARPT<7:0>:** Alarm Repeat Counter Value bits  
 11111111 = Alarm will repeat 255 more times  
 •  
 •  
 •  
 00000000 = Alarm will not repeat  
 The counter decrements on any alarm event. The counter is prevented from rolling over from 0x00 to 0xFF unless CHIME = 1.

**Register 27-2: PMMODE: PARALLEL PORT MODE REGISTER**

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUSY	IRQM<1:0>		INCM<1:0>		MODE16	MODE<1:0>	
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAITB<1:0> <sup>(1)</sup>		WAITM<3:0>				WAITE<1:0> <sup>(1)</sup>	
bit 7							bit 0

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

- bit 15      **BUSY:** Busy bit (Master mode only)  
 1 = Port is busy (not useful when the processor stall is active)  
 0 = Port is not busy
- bit 14-13      **IRQM<1:0>:** Interrupt Request Mode bits  
 11 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode)  
       or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode only)  
 10 = No interrupt generated, processor stall activated  
 01 = Interrupt generated at the end of the read/write cycle  
 00 = No interrupt generated
- bit 12-11      **INCM<1:0>:** Increment Mode bits  
 11 = PSP read and write buffers auto-increment (Legacy PSP mode only)  
 10 = Decrement ADDR<10:0> by 1 every read/write cycle  
 01 = Increment ADDR<10:0> by 1 every read/write cycle  
 00 = No increment or decrement of address
- bit 10      **MODE16:** 8/16-bit Mode bit  
 1 = 16-bit mode: data register is 16 bits, a read or write to the data register invokes two 8-bit transfers  
 0 = 8-bit mode: data register is 8 bits, a read or write to the data register invokes one 8-bit transfer
- bit 9-8      **MODE<1:0>:** Parallel Port Mode Select bits  
 11 = Master mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA<x:0> and PMD<7:0>)  
 10 = Master mode 2 (PMCS1, PMRD, PMWR, PMBE, PMA<x:0> and PMD<7:0>)  
 01 = Enhanced PSP, control signals (PMRD, PMWR, PMCS1, PMD<7:0> and PMA<1:0>)  
 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1 and PMD<7:0>)
- bit 7-6      **WAITB<1:0>:** Data Setup to Read/Write Wait State Configuration bits<sup>(1)</sup>  
 11 = Data wait of 4 Tcy; multiplexed address phase of 4 Tcy  
 10 = Data wait of 3 Tcy; multiplexed address phase of 3 Tcy  
 01 = Data wait of 2 Tcy; multiplexed address phase of 2 Tcy  
 00 = Data wait of 1 Tcy; multiplexed address phase of 1 Tcy
- bit 5-2      **WAITM<3:0>:** Read to Byte Enable Strobe Wait State Configuration bits  
 1111 = Wait of additional 15 Tcy  
 •  
 •  
 •  
 0001 = Wait of additional 1 Tcy  
 0000 = No additional wait cycles (operation forced into one Tcy)
- bit 1-0      **WAITE<1:0>:** Data Hold After Strobe Wait State Configuration bits<sup>(1)</sup>  
 11 = Wait of 4 Tcy  
 10 = Wait of 3 Tcy  
 01 = Wait of 2 Tcy  
 00 = Wait of 1 Tcy

**Note 1:** WAITB and WAITE bits are ignored whenever WAITM3:WAITM0 = 0000.

TABLE 31-6: DC CHARACTERISTICS: IDLE CURRENT (IDLE)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature    -40°C ≤ TA ≤ + 85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended		
Parameter No. <sup>(3)</sup>	Typical <sup>(2)</sup>	Max	Units	Conditions	
Idle Current (IDLE): Core OFF Clock ON Base Current <sup>(1)</sup>					
DC40d	8	10	mA	-40°C	3.3V  10 MIPS
DC40a	8	10	mA	+25°C	
DC40b	9	10	mA	+85°C	
DC40c	10	13	mA	+125°C	
DC41d	13	15	mA	-40°C	3.3V  16 MIPS
DC41a	13	15	mA	+25°C	
DC41b	13	16	mA	+85°C	
DC41c	13	19	mA	+125°C	
DC42d	15	18	mA	-40°C	3.3V  20 MIPS
DC42a	16	18	mA	+25°C	
DC42b	16	19	mA	+85°C	
DC42c	17	22	mA	+125°C	
DC43d	23	27	mA	-40°C	3.3V  30 MIPS
DC43a	23	26	mA	+25°C	
DC43b	24	28	mA	+85°C	
DC43c	25	31	mA	+125°C	
DC44d	31	42	mA	-40°C	3.3V  40 MIPS
DC44a	31	36	mA	+25°C	
DC44b	32	39	mA	+85°C	
DC44c	34	43	mA	+125°C	

**Note 1:** Base IDLE current is measured as follows:

- CPU core is off (i.e., Idle mode), oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLK0 is configured as an I/O input pin in the Configuration word
- External Secondary Oscillator disabled (i.e., SOSCO and SOSCI pins configured as digital I/O inputs)
- All I/O pins are configured as inputs and pulled to VSS
- MCLR = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero)
- JTAG is disabled

**2:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

**3:** These parameters are characterized but not tested in manufacturing.



FIGURE 31-10: MOTOR CONTROL PWM MODULE FAULT TIMING CHARACTERISTICS




FIGURE 31-11: MOTOR CONTROL PWM MODULE TIMING CHARACTERISTICS




TABLE 31-29: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Typ	Max	Units	Conditions
MP10	TFPWM	PWM Output Fall Time	—	—	—	ns	See parameter DO32
MP11	TRPWM	PWM Output Rise Time	—	—	—	ns	See parameter DO31
MP20	TFD	Fault Input ↓ to PWM I/O Change	—	—	50	ns	—
MP30	TFH	Minimum Pulse Width	50	—	—	ns	—

**Note 1:** These parameters are characterized but not tested in manufacturing.

TABLE 31-32: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended			
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	CKP	SMP
15 Mhz	Table 31-33	—	—	0,1	0,1	0,1
9 Mhz	—	Table 31-34	—	1	0,1	1
9 Mhz	—	Table 31-35	—	0	0,1	1
15 Mhz	—	—	Table 31-36	1	0	0
11 Mhz	—	—	Table 31-37	1	1	0
15 Mhz	—	—	Table 31-38	0	1	0
11 Mhz	—	—	Table 31-39	0	0	0

FIGURE 31-14: SPIx MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS




FIGURE 31-15: SPIx MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS




TABLE 31-33: SPIx MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Max	Units	Conditions
SP10	TscP	Maximum SCK Frequency	—	—	15	MHz	See <b>Note 3</b>
SP20	TscF	SCKx Output Fall Time	—	—	—	ns	See parameter <a href="#">DO32</a> and <b>Note 4</b>
SP21	TscR	SCKx Output Rise Time	—	—	—	ns	See parameter <a href="#">DO31</a> and <b>Note 4</b>
SP30	TdoF	SDOx Data Output Fall Time	—	—	—	ns	See parameter <a href="#">DO32</a> and <b>Note 4</b>
SP31	TdoR	SDOx Data Output Rise Time	—	—	—	ns	See parameter <a href="#">DO31</a> and <b>Note 4</b>
SP35	Tsch2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdiV2sch, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	—


**Note 1:** These parameters are characterized, but are not tested in manufacturing.

**2:** Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

**4:** Assumes 50 pF load on all SPIx pins.

**FIGURE 31-21: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS**



**TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)**

Section Name	Update Description
<b>Section 30.0 “Electrical Characteristics”</b>	Updated Max MIPS for temperature range of -40°C to +125°C in Table 30-1  Updated typical values in Thermal Packaging Characteristics in Table 30-3  Added parameters DI11 and DI12 to Table 30-9  Updated minimum values for parameters D136 (TRW) and D137 (TPE) and removed typical values in Table 30-12  Added Extended temperature range to Table 30-13  Updated Note 2 in Table 30-38  Updated parameter AD63 and added Note 3 to Table 30-42 and Table 30-43