



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	21
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128mc802t-i-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.8.3.2 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly:

- For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF.
- For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000.

The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.8.4 BARREL SHIFTER

The barrel shifter can perform up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 and 31 for right shifts, and between bit positions 0 and 16 for left shifts.

5.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to ⁽⁰⁰¹⁰⁾ to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set	up NVMCO	N for block erase operation		
	MOV	#0x4042, W0	;	
	MOV	W0, NVMCON	;	Initialize NVMCON
; Init	pointer	to row to be ERASED		
	MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	;	
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
	MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;	Initialize in-page EA[15:0] pointer
	TBLWTL	WO, [WO]	;	Set base address of erase block
	DISI	#5	;	Block all interrupts with priority < 7
			;	for next 5 instructions
	MOV	#0x55, W0		
	MOV	W0, NVMKEY	;	Write the 55 key
	MOV	#0xAA, W1	;	
	MOV	W1, NVMKEY	;	Write the AA key
	BSET	NVMCON, #WR	;	Start the erase sequence
	NOP		;	Insert two NOPs after the erase
	NOP		;	command is asserted

6.1 Resets Resources

Many useful resources related to Resets are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532315

6.1.1 KEY RESOURCES

- Section 8. "Reset" (DS70192)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

bit 2	CMIF: Comparator Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 1	MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
	 I = Interrupt request has occurred

0 = Interrupt request has not occurred

REGISTER 7	-14: IEC4: I	NIERRUPI	ENABLE CO	UNTROL RE	GISTER 4						
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0				
DAC1LIE ⁽²⁾	DAC1RIE ⁽²⁾	_		QEI2IE	FLTA2IE	PWM2IE					
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
	C1TXIE ⁽¹⁾	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE	_				
bit 7							bit C				
Legend:	hit	\\/ = \\/ritabla	h it	II – Unimploy	mantad hit raas	1 00,					
R = Readable		vv = vvritable	DIL	$0^{\circ} = 0^{\circ}$	mented bit, read	1 as U v = Ritic unkr					
	OR	I - DILIS SEL			aleu	X - DILISUIKI	IOWIT				
bit 15	DAC1LIE: DA	C Left Channe	el Interrupt En	able bit ⁽²⁾							
	1 = Interrupt r	equest enable	d								
		equest not ena	adied								
DIL 14	1 = Interrupt r	ac Right Chan aguast anabla	nei interrupt E d								
	0 = Interrupt r	request not enable	abled								
bit 13-12	Unimplemen	ted: Read as '	0'								
bit 11	QEI2IE: QEI2	Event Interrup	ot Flag Status	bit							
	1 = Interrupt r	= Interrupt request enabled									
bit 10		equest not ena	abled	hit							
DIETU	1 = Interrupt r	mz Fault A Int equest enable	errupt Enable d	DIL							
	0 = Interrupt r	request not enable	abled								
bit 9	PWM2IE: PW	/M2 Error Inter	rupt Enable bi	t							
	1 = Interrupt r	equest enable	d								
	0 = Interrupt r	equest not ena	abled								
bit 8-7		ted: Read as '			La la :#(1)						
DIT 6	1 = Interrupt r	NN'I Transmit L	ata Request I	nterrupt Enabi	e dit'''						
	0 = Interrupt request occurred										
bit 5	DMA7IE: DM	A Channel 7 D	ata Transfer C	Complete Inter	rupt Enable bit						
	1 = Interrupt r	equest enable	d								
	0 = Interrupt r	equest not ena	abled								
bit 4	DMA6IE: DM	A Channel 6 D	ata Transfer (Complete Interi	rupt Enable bit						
	1 = Interrupt r 0 = Interrupt r	equest enable	u abled								
bit 3	CRCIE: CRC	Generator Inte	errupt Enable I	bit							
	1 = Interrupt request enabled										
	0 = Interrupt r	equest not ena	abled								
bit 2	U2EIE: UART	2 Error Interru	pt Enable bit								
	1 = Interrupt r	equest enable	d abled								
bit 1		1 Error Interru	ot Fnable bit								
	1 = Interrupt r	equest enable	d								
	0 = Interrupt r	equest not ena	abled								
bit 0	Unimplemen	ted: Read as '	0'								
Note 1: Inte	rrupts are disal	bled on device	s without an E	CAN™ modul	e.						

_ _ _ _ _ ...

2: Interrupts are disabled on devices without an Audio DAC module.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		U2TXIP<2:0>		_		U2RXIP<2:0>	
bit 15	·			·			bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		INT2IP<2:0>		_		T5IP<2:0>	
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown
hit 15	Unimpleme	nted: Read as 'i	n'				
bit 14-12 bit 11 bit 10-8 bit 7	U2TXIP<2:0 111 = Intern 001 = Intern 000 = Intern Unimpleme U2RXIP<2:0 111 = Intern 001 = Intern 001 = Intern 001 = Intern U00 = Intern	>: UART2 Trans upt is priority 1 upt is priority 1 upt source is dis nted: Read as ')>: UART2 Rece upt is priority 7 (upt is priority 1 upt source is dis nted: Read as '	abled D' eiver Interrup highest priori abled	upt Priority bits ty interrupt) t Priority bits ty interrupt)			
bit 6_4		Fyternal Inter	Unt 2 Priority	, hite			
bit 0 4	111 = Interro •	upt is priority 7 (highest priori	ty interrupt)			
	• 001 = Interru 000 = Interru	upt is priority 1 upt source is dis	abled				
bit 3	Unimpleme	nted: Read as '	0'				
bit 2-0	T5IP<2:0>:	Timer5 Interrupt	Priority bits				
	111 = Interru	upt is priority 7 (highest priori	ty interrupt)			

• • 001 = Interrupt is priority 1

000 = Interrupt source is disabled

© 2007-2012 Microchip Technology Inc.

REGISTER 8	-1: DMAX	CON: DMA C	HANNEL X	CONTROL	REGISTER				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0		
CHEN	SIZE	DIR	HALF	NULLW			—		
bit 15		·		·	- -		bit 8		
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0		
	—	AMOD	E<1:0>	—	—	MODE<1:0>			
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown		
6# 4 <i>C</i>		nal Enchla hit							
DIL 15									
	0 = Channel o	disabled							
bit 14	SIZE: Data Tr	ransfer Size bit							
	1 = Byte								
	0 = Word								
bit 13	DIR: Transfer	Direction bit (s	source/destina	ation bus selec	t)				
	1 = Read from 0 = Read from	n DMA RAM ao n peripheral ad	ddress, write t dress, write t	to peripheral ac	ddress ddress				
bit 12	HALE: Farly I	Block Transfer	Complete Inte	errupt Select b	it				
	1 = Initiate blo	ock transfer co	mplete interru	pt when half of	f the data has be	een moved			
	0 = Initiate blo	ock transfer co	mplete interru	pt when all of t	the data has bee	en moved			
bit 11	NULLW: Null	Data Periphera	al Write Mode	Select bit					
	1 = Null data	write to periphe	eral in additio	n to DMA RAM	l write (DIR bit m	nust also be cle	ar)		
	0 = Normal op	peration	- 1						
bit 10-6	Unimplemen	ted: Read as	0' - 1 On tin 1		4-				
DIT 5-4		>: DMA Chann	el Operating I		IS nodo)				
	11 = Reserve 10 = Peripher	ral Indirect Add	ressing mode	a Addressing n	node)				
	01 = Register	Indirect withou	ut Post-Incren	nent mode					
	00 = Register	Indirect with F	Post-Incremen	t mode					
bit 3-2	Unimplemen	ted: Read as '	0'						
bit 1-0	MODE<1:0>:	DMA Channel	Operating Mo	ode Select bits					
	11 = One-Sho	ot, Ping-Pong r	nodes enable	d (one block tr	ansfer from/to e	ach DMA RAM	buffer)		
	01 = One-Sho	ot, Ping-Pong	nodes disable	ed					
	00 = Continue	ous, Ping-Pong	modes disat	oled					

. CONTROL DECISTER

11.0		11.0								
0-0	0-0	0-0	R/W-I	R/W-1		R/W-1	F(/ VV- I			
	_				QEBIR<4:0	>				
DIT 15							DIT			
11.0		11.0								
0-0	0-0	0-0	K/W-1	R/W-1		N/W-1	r///-I			
	_				QEATR-4.0	-	hit (
DIL 7							DILU			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is			nown			
bit 15-13	Unimplemer	ted: Read as '	0'							
bit 12-8	QEB1R<4:0>	-: Assign B (QE	B1) to the co	prresponding pir	า					
	11111 = Input tied to Vss									
	11001 = Input tied to RP25									
	•									
	•									
	•									
	00001 = Input tied to RP1									
	00000 = Inp i	ut tied to RP0								
bit 7-5	Unimplemer	ted: Read as '	0'							
bit 4-0	QEA1R<4:0>	QEA1R<4:0>: Assign A (QEA1) to the corresponding pin								
	11111 = Input tied to Vss									
	11001 = Inp	ut tied to RP25								
	•									
	•									

00001 = Input tied to RP1

00000 = Input tied to RP0

NOTES:

NOTES:

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

			• • • • • • • • • •					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F7BP<3:0>					F6BF	² <3:0>		
bit 15				·			bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F5B	P<3:0>			F4BF	°<3:0>		
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-12	F7BP<3:0>	: RX Buffer Mas	k for Filter 7					
	1111 = Filte	er hits received in	n RX FIFO bu	ıffer				
	1110 = Filte	er hits received ir	n RX Buffer 1	4				
	•							
	•							
	•							
	0001 = Filte	er hits received ir	n RX Buffer 1					
	0000 = Filte	er hits received in	n RX Buffer 0					
bit 11-8	F6BP<3:0>	: RX Buffer Mas	k for Filter 6 (same values as	bit 15-12)			
bit 7-4	F5BP<3:0>	: RX Buffer Mas	k for Filter 5 (same values as	bit 15-12)			
					,			

REGISTER 21-13: CIBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

bit 3-0	F4BP<3:0>: RX Buffer Mask for Filter 4	(same values as bit 15-12)

REGISTER 21-14: CIBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F11BP	<3:0>			F10BI	P<3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F9BP	<3:0>			F8BF	?<3:0>		
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15-12	F11BP<3:0>:	RX Buffer Ma	sk for Filter 11	1				
	1111 = Filter	hits received in	RX FIFO bu	ffer				
	1110 = Filter	hits received in	n RX Buffer 1	4				
	•							
	•							
	•							
	0001 = Filter	hits received in	n RX Buffer 1					
h:+ 44 0				0 /				
DIT 11-8	F10BP<3:0>	RX Buffer Ma	sk for Filter 10	0 (same values	as bit 15-12)			
DIT 7-4	F9BP<3:0>:	RX Buffer Mas	k for Filter 9 (same values as	DIT 15-12)			
DIT 3-U	F8B5<3:0>:	RX Buffer Mas	k for Filter 8 (same values as	DIT 15-12)			

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER 22-5: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	—	_	—	CH123N	VB<1:0>	CH123SB
	· · · · · ·					bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	_	—	CH123N	NA<1:0>	CH123SA
	· · · · · ·					bit 0
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
OR	'1' = Bit is set '0' = Bit is cleared x = Bit is unk			nown		
	U-0 — U-0 — it DR	U-0 U-0 — — — U-0 U-0 — — — it W = Writable b DR '1' = Bit is set	U-0 $U-0$ $U-0$ $ U-0$ $U-0$ $U-0$ $ U$ $U-0$ $U-0$ $ U$ U $U-0$ $U-0$ $U-0$ $U-0$ $ U$ U	U-0 U-0 U-0 U-0 - - - - U-0 U-0 U-0 U-0 - - - - it W = Writable bit U = Unimpler DR '1' = Bit is set '0' = Bit is cle	U-0 U-0 U-0 U-0 R/W-0 — — — — CH123N U-0 U-0 U-0 U-0 R/W-0 — — — CH123N it W = Writable bit U = Unimplemented bit, rea DR '1' = Bit is set '0' = Bit is cleared	U-0 U-0 U-0 R/W-0 R/W-0 — — — — CH123NB<1:0> U-0 U-0 U-0 U-0 R/W-0 — — — CH123NB<1:0> U-0 U-0 U-0 R/W-0 — — — CH123NA<1:0> it W = Writable bit U = Unimplemented bit, read as '0' OR '1' = Bit is set '0' = Bit is cleared x = Bit is unk

bit 15-11 Unimplemented: Read as '0'

bit 10-9

CH123NB<1:0>: Channel 1, 2, 3 Negative Input Select for Sample B bits dsPIC33FJ32MC302, dsPIC33FJ64MC202/802 and dsPIC33FJ128MC202/802 devices only: If AD12B = 1: 11 = Reconved

- 11 = Reserved 10 = Reserved
- 01 = Reserved 00 = Reserved

If AD12B = 0:

11 = Reserved 10 = Reserved 01 = CH1, CH2, CH3 negative input is VREF-00 = CH1, CH2, CH3 negative input is VREF-

dsPIC33FJ32MC304, dsPIC33FJ64MC204/804 and dsPIC33FJ128MC204/804 devices only:

If AD12B = 1: 11 = Reserved 10 = Reserved 01 = Reserved 00 = Reserved

If AD12B = 0:

11 = Reserved

10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8

01 = CH1, CH2, CH3 negative input is VREF-00 = CH1, CH2, CH3 negative input is VREF-

00

bit 8

CH123SB: Channel 1, 2, 3 Positive Input Select for Sample B bit <u>If AD12B = 1:</u> 1 = Reserved

0 = Reserved

If AD12B = 0:

1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5

0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

bit 7-3 Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	—	—	—	_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE	CVRR	CVRSS	CVR<3:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	
bit 15-8	Unimplemen	ted: Read as '	0'				
bit 7	CVREN: Corr	nparator Voltag	e Reference E	Enable bit			
	1 = CVREF ci	rcuit powered	on				
	0 = CVREF CI	rcuit powered	down				
bit 6	CVROE: Com	parator VREF	Dutput Enable	e bit			
	1 = CVREF VO 0 = CVREF VO	oltage level is c	output on CVR lisconnected f	EF PIN from CVREE nir	1		
bit 5	O = OVREF VOILage level is disconnected from OVREF pill						
bit o	1 = CVRSRC1	range should b	e 0 to 0.625 (CVRSRC with C	VRSRC/24 step s	size	
	0 = CVRSRC	range should b	e 0.25 to 0.71	9 CVRSRC with	n CVRSRC/32 ste	ep size	
bit 4	CVRSS: Comparator VREF Source Selection bit						
	1 = Compara	itor reference s	ource CVRSR	C = VREF+ - VF	REF-		
	0 = Compara	itor reference s	ource CVRSR	c = AVDD – AV	SS		
bit 3-0 CVR<3:0>: Comparator VREF Value Selection 0 ≤CVR<3:0> ≤15 bits							
	When CVRR	<u>= 1:</u>					
	CVREF = (CVR)	<3:0>/ 24) • ((VRSRC)				

REGISTER 24-2: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

 $\frac{VREF}{CVREF} = (CVRESC) + (CVRSRC)$ $\frac{When CVRR}{CVREF} = 1/4 \cdot (CVRSRC) + (CVRESC) + (CVRSRC) + (CVRSRC)$

28.4 Watchdog Timer (WDT)

For dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

28.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

All Device Resets Transition to New Clock Source Exit Sleep or Idle Mode PWRSAV Instruction CLRWDT Instruction Watchdog Timer Sleep/Idle WDTPRE WDTPOST<3:0> SWDTEN WDT Wake-up FWDTEN Prescaler Postscaler WDT LPRC Clock (divide by N1) (divide by N2) Reset WDT Window Select WINDIS CLRWDT Instruction

FIGURE 28-2: WDT BLOCK DIAGRAM

28.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bit (RCON<3,2>) needs to be cleared in software after the device wakes up.

28.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note:	If the WINDIS bit (FWDT<6>) is cleared,
	the CLRWDT instruction should be executed
	by the application software only during the
	last 1/4 of the WDT period. This CLRWDT
	window can be determined by using a timer.
	If a CLRWDT instruction is executed before
	this window, a WDT Reset occurs.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

DC CHARACTERISTICS		Standard Oper (unless otherw Operating temp	anditions: 3.0V to 3.6V ed) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O pins	Vss		0.2 VDD	V	
DI11		PMP pins	Vss		0.15 Vdd	V	PMPTTL = 1
DI15		MCLR	Vss		0.2 VDD	V	
DI16		I/O Pins with OSC1 or SOSCI	Vss		0.2 VDD	V	
DI18		I/O Pins with SDAx, SCLx	Vss		0.3 VDD	V	SMbus disabled
DI19		I/O Pins with SDAx, SCLx	Vss		0.8 V	V	SMbus enabled
	Vih	Input High Voltage					
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾	0.7 Vdd		Vdd	V	—
		I/O Pins 5V Tolerant ⁽⁴⁾			5.5	V	
DIZ1		PMP ⁽⁴⁾	0.24 VDD + 0.8		VDD	V	
		I/O Pins 5V Tolerant with PMP ⁽⁴⁾	0.24 VDD + 0.8	—	5.5	V	
DI28		SDAx, SCLx	0.7 Vdd	—	5.5	V	SMbus disabled
DI29		SDAx, SCLx	2.1	_	5.5	V	SMbus enabled
	ICNPU	CNx Pull-up Current					
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS

TABLE 31-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for the 5V tolerant I/O pins.
- 5: VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with e	xternal	VREF+/VREF-
AD20b	Nr	Resolution ⁽¹⁾	1	0 data bi	ts	bits	
AD21b	INL	Integral Nonlinearity	-1.5	—	+1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD22b	DNL	Differential Nonlinearity	>-1	—	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD23b	Gerr	Gain Error	—	3	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD24b	EOFF	Offset Error	—	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD25b	—	Monotonicity	_	—		—	Guaranteed
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with ir	nternal '	VREF+/VREF-
AD20b	Nr	Resolution ⁽¹⁾		10 data bits		bits	
AD21b	INL	Integral Nonlinearity	-1	_	+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD22b	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD23b	Gerr	Gain Error	3	7	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD24b	EOFF	Offset Error	1.5	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD25b	—	Monotonicity	_	—			Guaranteed
		Dynamic	Performa	nce (10	-bit Mod	e)	
AD30b	THD	Total Harmonic Distortion	—	_	-64	dB	—
AD31b	SINAD	Signal to Noise and Distortion	57	58.5	_	dB	_
AD32b	SFDR	Spurious Free Dynamic Range	72	_	_	dB	_
AD33b	Fnyq	Input Signal Bandwidth	l —	—	550	kHz	—
AD34b	ENOB	Effective Number of Bits	9.16	9.4	_	bits	_

TABLE 31-45: ADC MODULE SPECIFICATIONS (10-BIT MODE)

Note 1: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units		MILLIMETERS	3
	Dimension Limits	MIN	NOM	MAX
Number of Pins			44	
Pitch e			0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width			8.00 BSC	
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

TABLE A-2:	MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 11.0 "I/O Ports"	Removed Table 11-1 and added reference to pin diagrams for I/O pin availability and functionality.
	Added paragraph on ADPCFG register default values to Section 11.3 "Configuring Analog Port Pins" .
	Added Note box regarding PPS functionality with input mapping to Section 11.6.2.1 "Input Mapping" .
Section 18.0 "Serial Peripheral Interface (SPI)"	Added Note 2 and 3 to the SPIxCON1 register (see Register 18-2).
Section 20.0 "Universal	Updated the Notes in the UxMODE register (see Register 20-1).
Asynchronous Receiver Transmitter (UART)"	Updated the UTXINV bit settings in the UxSTA register and added Note 1 (see Register 20-2).
Section 21.0 "Enhanced CAN (ECAN™) Module"	Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 21-1).
Section 22.0 "10-bit/12-bit Analog- to-Digital Converter (ADC1)"	Replaced the ADC1 Module Block Diagrams with new diagrams (see Figure 22-1 and Figure 22-2).
	Updated bit values for ADCS<7:0> and added Notes 1 and 2 to the ADC1 Control Register 3 (AD1CON3) (see Register 22-3).
	Added Note 2 to the ADC1 Input Scan Select Register Low (AD1CSSL) (see Register 22-7).
	Added Note 2 to the ADC1 Port Configuration Register Low (AD1PCFGL) (see Register 22-8).
Section 23.0 "Audio Digital-to-	Updated the midpoint voltage in the last sentence of the first paragraph.
Analog Converter (DAC)"	Updated the voltage swing values in the last sentence of the last paragraph in Section 23.3 "DAC Output Format" .
Section 24.0 "Comparator Module"	Updated the Comparator Voltage Reference Block Diagram (see Figure 24-2).
Section 25.0 "Real-Time Clock and Calendar (RTCC)"	Updated the minimum positive adjust value for CAL<7:0> in the RTCC Calibration and Configuration (RCFGCAL) Register (see Register 25-1).
Section 28.0 "Special Features"	Added Note 1 to the Device Configuration Register Map (see Table 28-1).
	Updated Note 1 in the dsPIC33F Configuration Bits Description (see Table 28-2).

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manag Reader Response	Total Pages Sent
From	Name	
	Company Address City / State / ZIP / Country	
	Telephone: ()	FAX: (
Applic	cation (optional):	
Would	d you like a reply? Y N	
Devic	e: dsPIC33FJ32MC302/304, dsPIC33FJ128MCX02/X04	dsPIC33FJ64MCX02/X04 and Literature Number: DS70291G
Quest	tions:	
1. W	/hat are the best features of this	locument?
_		
2. H	ow does this document meet yo	r hardware and software development needs?
3. D	o you find the organization of thi	document easy to follow? If not, why?
_		
4. W	/hat additions to the document d	you think would enhance the structure and subject?
_		
5. W	/hat deletions from the documen	could be made without affecting the overall usefulness?
6. Is	there any incorrect or misleadir	information (what and where)?
_		
7. H	ow would you improve this docu	nent?
_		

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-62076-236-3

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.