



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I²C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	21
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128mc802t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.5 CPU Resources

Many useful resources related to the CPU are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

3.5.1 KEY RESOURCES

- Section 2. "CPU" (DS70204)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

3.8.3.2 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly:

- For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF.
- For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000.

The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.8.4 BARREL SHIFTER

The barrel shifter can perform up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 and 31 for right shifts, and between bit positions 0 and 16 for left shifts.

TABLE 4-7: OUTPUT COMPARE REGISTER MAP Bit 15 SFR Name Addr Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 000000000000000

C1RS	0180							Ou	tput Compar	e 1 Seconda	ary Register					XXXX
C1R	0182								Output Co	ompare 1 Re	egister					XXXX
C1CON	0184	-	_	OCSIDL	-	-	—	-	—	-	-	-	OCFLT	OCTSEL	OCM<2:0>	0000
C2RS	0186							Ou	tput Compar	e 2 Seconda	ary Register					XXXX
C2R	0188								Output Co	ompare 2 Re	egister					XXXX
C2CON	018A	—	I	OCSIDL	-	_	_	_	—	—	—		OCFLT	OCTSEL	OCM<2:0>	0000
C3RS	018C		Output Compare 3 Secondary Register										XXXX			
C3R	018E								Output Co	ompare 3 Re	egister					XXXX
C3CON	0190	—	I	OCSIDL	-	_	_	_	—	—	—		OCFLT	OCTSEL	OCM<2:0>	0000
C4RS	0192		Output Compare 4 Secondary Register								XXXX					
C4R	0194		Output Compare 4 Register								XXXX					
C4CON	0196	—	_	OCSIDL	-	_	_	_	_	_	_	-	OCFLT	OCTSEL	OCM<2:0>	0000

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

TABLE 4-8: 6-OUTPUT PWM1 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
P1TCON	01C0	PTEN	—	PTSIDL	—	_	-	_	—		PTOP	'S<3:0>		PTCKF	PS<1:0>	PTMO	D<1:0>	0000
P1TMR	01C2	PTDIR		PWM Timer Count Value Register									0000					
P1TPER	01C4	_							PWM Tim	e Base Perio	od Register	r						0000
P1SECMP	01C6	SEVTDIR		PWM Special Event Compare Register 000							0000							
PWM1CON1	01C8	_	_	_	_	_	PMOD3	PMOD2	PMOD1	_	PEN3H	PEN2H	PEN1H	_	PEN3L	PEN2L	PEN1L	OOFF
PWM1CON2	01CA	_	_	_	_		SEVOF	PS<3:0>		_	_	_	_	_	IUE	OSYNC	UDIS	0000
P1DTCON1	01CC	DTBPS	6<1:0>			DTB	<5:0>			DTAPS	S<1:0>	DTA<5:0>				0000		
P1DTCON2	01CE	_	_	_	_	_	_	_	_	_	_	DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS1I	0000
P1FLTACON	01D0	_	_	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L	FLTAM	_	_	_	_	FAEN3	FAEN2	FAEN1	0000
P10VDC0N	01D4	_	_	POVD3H	POVD3L	POVD2H	POVD2L	POVD1H	POVD1L	_	_	POUT3H	POUT3L	POUT2H	POUT2L	POUT1H	POUT1L	FF00
P1DC1	01D6							P	WM Duty C	cle 1 Regist	ter							0000
P1DC2	01D8		PWM Duty Cycle 2 Register								0000							
P1DC3	01DA							P	WM Duty C	cle 3 Regist	ter							0000

Legend: u = uninitialized bit, - = unimplemented, read as '0'

All

Resets

4.8.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDH).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 0x8000 and higher maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop allows the instruction using PSV to access data, to execute in a single cycle.

FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION



REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

bit 2	CMIF: Comparator Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 1	MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
	 I = Interrupt request has occurred

0 = Interrupt request has not occurred

REGISTER 7	7-10: IEC0:	INTERRUPT	ENABLE C	ONTROL RE	EGISTER 0		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
bit 15	·			·	÷		bit 8
DAMO		DAALO	DAMA	DAMO	D /// 0		DAAUO
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
I ZIE	OCZIE	IC2IE	DMAUE	ITTE	OCTIE	ICTIE	IN TUIE
DIL 7							DILU
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	emented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cl	eared	x = Bit is unkr	iown
bit 15	Unimplemer	nted: Read as	0'				
bit 14	DMA1IE: DM	IA Channel 1 E	ata Transfer (Complete Inte	rrupt Enable bit		
	1 = Interrupt	request enable	ed abled				
hit 13		1 Conversion (Complete Inter	runt Enable b	it		
Sit 10	1 = Interrupt	request enable	d		it.		
	0 = Interrupt	request not en	abled				
bit 12	U1TXIE: UAF	RT1 Transmitte	r Interrupt En	able bit			
	1 = Interrupt	request enable	d				
L:1 44		request not en	abled	1			
	1 = Interrunt	RTTRECEIVERT	nterrupt Enab ∘d				
	0 = Interrupt	request not en	abled				
bit 10	SPI1IE: SPI1	Event Interrup	t Enable bit				
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not en	abled				
bit 9	SPI1EIE: SP	11 Error Interru	pt Enable bit				
	1 = Interrupt 0 = Interrupt	request enable	abled				
bit 8	T3IE: Timer3	Interrupt Enab	ole bit				
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not en	abled				
bit 7	T2IE: Timer2	Interrupt Enab	ole bit				
	1 = Interrupt	request enable	ed abled				
hit 6	OC2IE: Outo	ut Compare Ch	nannel 2 Interi	runt Enable bi	ŀ		
Sit 0	1 = Interrupt	request enable	d		L .		
	0 = Interrupt	request not en	abled				
bit 5	IC2IE: Input (Capture Chanr	el 2 Interrupt	Enable bit			
	1 = Interrupt	request enable	d				
h :+ 4		request not en	abled	Complete Inte	www.mt.Enchla.hit		
DIT 4	1 = Interrupt	IA Channel U L	ata Transfer (rrupt Enable bit		
	0 = Interrupt	request not en	abled				
bit 3	T1IE: Timer1	Interrupt Enab	ole bit				
	1 = Interrupt 0 = Interrupt	request enable request not en	d abled				

© 2007-2012 Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0		
FLTA1IE	RTCIE	DMA5IE			QEI1IE	PWM1IE			
bit 15							bit 8		
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0		
 hit 7	_	_	_	_	_	—	— bit 0		
							Dit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimpler	mented bit, read	d as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unknown			
bit 15	FLTA1IE: PW	/M1 Fault A Inte	errupt Enable	bit					
	1 = Interrupt r	request enable	d						
	0 = Interrupt r	request not ena	abled						
bit 14	RTCIE: Real-	Time Clock and	d Calendar Int	terrupt Enable	bit				
	1 = Interrupt r	request enable request not ena	d abled						
bit 13	DMA5IE: DM	A Channel 5 D	ata Transfer (Complete Interr	upt Enable bit				
	1 = Interrupt r	request enable	d	·	•				
	0 = Interrupt r	request not ena	abled						
bit 12-11	Unimplemented: Read as '0'								
bit 10	QEI1IE: QEI1 Event Interrupt Enable bit								
	1 = Interrupt r	1 = Interrupt request enabled							
	0 = Interrupt r	request not ena	abled						
bit 9	PWM1IE: PW	/M1 Event Inter	rrupt Enable b	bit					
	1 = Interrupt r	request enable	d						

REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

0 = Interrupt request not enabled

Unimplemented: Read as '0'

bit 8-0

REGISTER	7-18: IPC3:	INTERRUPT	PRIORITY	CONTROL R	EGISTER 3		
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
			—			DMA1IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		AD1IP<2:0>		_		U1TXIP<2:0>	
bit 7				• 			bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
	• • 001 = Intern 000 = Intern	upt is priority 1	abled				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-4	AD1IP<2:0> 111 = Intern	ADC1 Conver- upt is priority 7 (upt is priority 1	sion Complete highest priorit	e Interrupt Prio y interrupt)	ority bits		
bit 3	Unimpleme	nted: Read as '	0'				
bit 2-0	Unimplemented: Read as '0' U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)						

001 = Interrupt is priority 1 000 = Interrupt source is disabled

•

					D/// 0		
R/W-0	R/W-U	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAC)<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				

REGISTER 8-5: DMAXPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
—		—	_	—	—	CNT<	9:8> ⁽²⁾		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			CNT<	7:0> ⁽²⁾					
bit 7							bit 0		
Legend:									
R = Readable I	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown						

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER	10-2: PMD2	2: PERIPHER	AL MODULE	DISABLE C	ONTROL RE	GISTER 2			
R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
IC8MD	IC7MD		_	_	—	IC2MD	IC1MD		
bit 15							bit 8		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
		<u> </u>	_	OC4MD	OC3MD	OC2MD	OC1MD		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable b	bit	U = Unimplem	nented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
Dit 15		Capture 8 Mod	ule Disable bli a diaablad	[
	1 = Input Cap 0 = Input Cap	iture 8 module i	s enabled						
bit 14	IC7MD: Input	Capture 7 Mod	ule Disable bi	t					
	1 = Input Cap	ture 7 module i	s disabled						
	0 = Input Cap	ture 7 module i	s enabled						
bit 13-10	Unimplemen	ted: Read as 'C)'						
bit 9	IC2MD: Input	Capture 2 Mod	ule Disable bi	t					
	1 = Input Cap 0 = Input Cap	ture 2 module i ture 2 module i	s disabled s enabled						
bit 8	IC1MD: Input	Capture 1 Mod	ule Disable bi	t					
	1 = Input Cap 0 = Input Cap	ture 1 module i ture 1 module i	s disabled s enabled						
bit 7-4	Unimplemen	ted: Read as '0)'						
bit 3	OC4MD: Outp	put Compare 4	Module Disabl	e bit					
	1 = Output Compare 4 module is disabled 0 = Output Compare 4 module is enabled								
bit 2	OC3MD: Outp	put Compare 3	Module Disabl	e bit					
	 1 = Output Compare 3 module is disabled 0 = Output Compare 3 module is enabled 								
bit 1	OC2MD: Output Compare 2 Module Disable bit								
	1 = Output Co 0 = Output Co	1 = Output Compare 2 module is disabled 0 = Output Compare 2 module is enabled							
bit 0	OC1MD: Outp	out Compare 1	Module Disabl	e bit					
	1 = Output Co 0 = Output Co	ompare 1 modu ompare 1 modu	le is disabled le is enabled						

The Timer2/3 and Timer4/5 modules can operate in one of the following modes:

- · Timer mode
- · Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous Counter mode, the input clock is derived from the external clock input at TxCK pin.

The timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are given in the Table 13-1.

TABLE 13-1: T	IMER MODE SETTINGS
---------------	--------------------

Mode	TCS	TGATE		
Timer	0	0		
Gated timer	0	1		
Synchronous counter	1	х		

13.1 16-bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

Note:	Only Timer2 and Timer3 can trigger a	ł
	DMA data transfer.	

13.2 32-bit Operation

A 32-bit timer module can be formed by combining a Type B and a Type C 16-bit timer module. For 32-bit timer operation, the T32 control bit in the Type B Timer Control register (TxCON<3>) must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control register (TxCON) bits are required for setup and control. Type C timer control register bits are ignored (except TSIDL bit).

For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.

The Type B and Type C timers that can be combined to form a 32-bit timer are listed in Table 13-2.

TABLE 13-2: 32-BIT TIMER

TYPE B Timer (Isw)	TYPE C Timer (msw)
Timer2	Timer3
Timer4	Timer5

A block diagram representation of the 32-bit timer module is shown in Figure 13-3. The 32-timer module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- · Synchronous Counter mode

To configure the features of Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 control bit.
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3 or PR5 contains the most significant word of the value, while PR2 or PR4 contains the least significant word.
- If interrupts are required, set the interrupt enable bits, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0> to set the interrupt priority. While Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2 or TMR5:TMR4, which always contains the most significant word of the count, while TMR2 or TMR4 contains the least significant word. NOTES:

15.3 Output Compare Registers

REGISTER 15-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2, 3 or 4)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	_	OCSIDL	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	OCFLT	OCTSEL			
bit 7							bit 0

Legend:	HC = Cleared in Hardware	HS = Set in Hardware			
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit
	1 = Output Compare x halts in CPU Idle mode0 = Output Compare x continues to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred (This bit is only used when OCM<2:0> = 111).
bit 3	OCTSEL: Output Compare Timer Select bit
	1 = Timer3 is the clock source for Compare x0 = Timer2 is the clock source for Compare x
bit 2-0	OCM<2:0>: Output Compare Mode Select bits
	 111 = PWM mode on OCx, Fault pin enabled 110 = PWM mode on OCx, Fault pin disabled 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin 100 = Initialize OCx pin low, generate single output pulse on OCx pin 011 = Compare event toggles OCx pin 010 = Initialize OCx pin high, compare event forces OCx pin low 001 = Initialize OCx pin low, compare event forces OCx pin high 000 = Output compare channel is disabled

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER I	0-0. FADIC	ONZ. DLAD						
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
		_	_	_	_	_		
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS1I	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-6	Unimplemen	ted: Read as '	0'					
bit 5	DTS3A: Dead-Time Select for PWMxH3 Signal Going Active bit							
	1 = Dead time provided from Unit B							
	0 = Dead time	e provided from	n Unit A					
bit 4	DTS3I: Dead-Time Select for PWMxL3 Signal Going Inactive bit							

REGISTER 16-8: PxDTCON2: DEAD-TIME CONTROL REGISTER 2⁽¹⁾

bit 4	DTS3I: Dead-Time Select for PWMxL3 Signal Going Inactive bit
	1 = Dead time provided from Unit B0 = Dead time provided from Unit A
bit 3	DTS2A: Dead-Time Select for PWMxH2 Signal Going Active bit
	1 = Dead time provided from Unit B0 = Dead time provided from Unit A
bit 2	DTS2I: Dead-Time Select for PWMxL2 Signal Going Inactive bit
	1 = Dead time provided from Unit B0 = Dead time provided from Unit A
bit 1	DTS1A: Dead-Time Select for PWMxH1 Signal Going Active bit
	1 = Dead time provided from Unit B0 = Dead time provided from Unit A
bit 0	DTS1I: Dead-Time Select for PWMxL1 Signal Going Inactive bit
	1 = Dead time provided from Unit B0 = Dead time provided from Unit A

Note 1: PWM2 supports only one PWM I/O pin pair.

SERIAL PERIPHERAL 18.0 **INTERFACE (SPI)**

- **Note 1:** This data sheet summarizes the features dsPIC33FJ32MC302/304. the of dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18. "Serial Peripheral Interface (SPI)" (DS70206) the "dsPIC33F/PIC24H Family of Reference Manual", which is available the Microchip from web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital converters, etc. The SPI module is compatible with Motorola® SPI and SIOP.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- SDIx (serial data input)
- · SDOx (serial data output)
- SCKx (shift clock input or output)
- SSx (active-low slave select)

In Master mode operation, SCK is a clock output. In Slave mode, it is a clock input.



FIGURE 18-1: SPI MODULE BLOCK DIAGRAM

21.3 Modes of Operation

The ECAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization mode
- · Disable mode
- Normal Operation mode
- Listen Only mode
- Listen All Messages mode
- · Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module does not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

21.3.1 INITIALIZATION MODE

In the Initialization mode, the module does not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The user application has access to Configuration registers that are access restricted in other modes. The module protects the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The ECAN module is not allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- · All Module Control registers
- Baud Rate and Interrupt Configuration registers
- Bus Timing registers
- Identifier Acceptance Filter registers
- Identifier Acceptance Mask registers

21.3.2 DISABLE MODE

In Disable mode, the module does not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts remains and the error counters retains their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module enters the Module Disable mode. If the module is active, the module waits for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins reverts to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the ECAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the ECAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

21.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when the REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins assumes the CAN bus functions. The module transmits and receive CAN bus messages via the CiTX and CiRX pins.

21.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

21.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting the REQOP<2:0 = 111. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

21.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module connects the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

REGISTE	(m = (0,2,4,6; n = 1,3	3,5,7)			GISTER				
R/W-0) R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
TXEN	n TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPF	RI<1:0>			
bit 15							bit 8			
R/W-0) R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
TXENr	n TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPF	RI<1:0>			
bit 7							bit (
Leaend:										
R = Reada	able bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'				
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-8	See Definition	on for Bits 7-0, C	ontrols Buffer	'n						
bit 7	TXENm: TX	RX Buffer Sele	ction bit							
	1 = Buffer TI	RBn is a transm	it buffer							
	0 = Buffer TI	RBn is a receive	buffer							
bit 6	TXABTm: N	lessage Aborted	I bit(")							
	1 = Message	e was aborted	emission suc	cossfully						
hit 5	TXI ARBm	Message Lost 4	whitration hit ⁽¹	l)						
bit o	1 = Message	lost arbitration	while being s	ent						
	0 = Message	e did not lose ar	bitration while	being sent						
bit 4	TXERRm: E	(ERRm: Error Detected During Transmission bit ⁽¹⁾								
	1 = A bus er	ror occurred wh	ile the messag	ge was being s	ent					
	0 = A bus er	ror did not occu	r while the me	ssage was bei	ng sent					
bit 3	TXREQm: N	lessage Send R	equest bit							
	1 = Request	s that a messag	e be sent. The	e bit automatica	ally clears wher	n the message i	is successfully			
	sent	the bit to '0' wh	ilo oot roquoo	to o mocoodo o	bort					
hit 2	0 - Cleaning	ute Pomoto Tra	nemit Enable	is a messaye a	iDUIT					
	1 = When a	KIKENM: AUTO-KEMOTE I PANSMIT ENABLE DIT								
	0 = When a	0 = When a remote transmit is received, TXREQ will be unaffected								
bit 1-0	TXmPRI<1:	0>: Message Tra	ansmission Pr	iority bits						
	11 = Highes	t message prior	ty	5						
	10 = High in	termediate mes	sage priority							
	01 = Low int	ermediate mess	age priority							
	00 = Lowest	message priori	iy .							
Note 1:	This bit is cleared	when the TXR	-Q bit is set.							

DECISTED 24 26 CITD.

The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM. Note:

REGISTER 22-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER (CONTINUED)

```
bit 4-0 CH0SA<4:0>: Channel 0 Positive Input Select for Sample A bits

dsPIC33FJ32MC304, dsPIC33FJ64MC204/804 and dsPIC33FJ128MC204/804 devices only:

01000 = Channel 0 positive input is AN8

.

00010 = Channel 0 positive input is AN2

00001 = Channel 0 positive input is AN1

00000 = Channel 0 positive input is AN0

dsPIC33FJ32MC302, dsPIC33FJ64MC202/802 and dsPIC33FJ128MC202/802 devices only:

00101 = Channel 0 positive input is AN5

.
```

00010 = Channel 0 positive input is AN2 00001 = Channel 0 positive input is AN1 00000 = Channel 0 positive input is AN0

25.3 RTCC Registers

R/W-0 U-0 R/W-0 R-0 R-0 R/W-0 R/W-0 R/W-0 RTCEN⁽²⁾ RTCWREN RTCSYNC HALFSEC⁽³⁾ RTCOE RTCPTR<1:0> ____ bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CAL<7:0> bit 7 bit 0 Leaend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown RTCEN: RTCC Enable bit⁽²⁾ bit 15 1 = RTCC module is enabled 0 = RTCC module is disabled bit 14 Unimplemented: Read as '0' bit 13 RTCWREN: RTCC Value Registers Write Enable bit 1 = RTCVALH and RTCVALL registers can be written to by the user 0 = RTCVALH and RTCVALL registers are locked out from being written to by the user bit 12 RTCSYNC: RTCC Value Registers Read Synchronization bit 1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid 0 = RTCVALH, RTCVALL or ALCFGRPT register can be read without concern over a rollover ripple HALFSEC: Half-Second Status bit(3) bit 11 1 = Second half period of a second 0 = First half period of a second bit 10 RTCOE: RTCC Output Enable bit 1 = RTCC output enabled 0 = RTCC output disabled bit 9-8 RTCPTR<1:0>: RTCC Value Register Window Pointer bits Points to the corresponding RTCC Value registers when reading RTCVALH and RTCVALL registers; the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'. RTCVAL<15:8>: 11 = Reserved 10 = MONTH 01 = WEEKDAY 00 = MINUTESRTCVAL<7:0>: 11 = YEAR 10 = DAY 01 = HOURS 00 = SECONDS

REGISTER 25-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

Note 1: The RCFGCAL register is only affected by a POR.

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

Base Instr #	Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST f,#bit4		Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	f = f	1	1	N,Z
		COM	f,WREG	WREG = f	1	1	N,Z
		COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CPO	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - C)$	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW Wn		Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = $f - 2$	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DIST	DIST	#1;+14	Disable Interrupts for k instruction cycles	1	1	None

TABLE 29-2: INSTRUCTION SET OVERVIEW (CONTINUED)