

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	21
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32mc302-e-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-1: CPU CORE REGISTERS MAP (CONTINUED)

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
MODCON	0046	XMODEN	YMODEN	-	—		BWN	/<3:0>			YWM	<3:0>			XWM	<3:0>		0000
XMODSRT	0048							>	(S<15:1>								0	XXXX
XMODEND	004A		XE<15:1>									1	XXXX					
YMODSRT	004C							Y	′S<15:1>								0	XXXX
YMODEND	004E							γ	′E<15:1>								1	XXXX
XBREV	0050	BREN	BREN XB<14:0>									XXXX						
DISICNT	0052	—	— — Disable Interrupts Counter Register								XXXX							

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: I2C1 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	_	-		_	_		_		Receive Register							0000	
I2C1TRN	0202	_	_		—	—		—	_				Transmit	Register				OOFF
I2C1BRG	0204	_	_		—	—		—	Baud Rate Generator Register							0000		
I2C1CON	0206	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C1ADD	020A	-	_	_	_	_	_					Address	Register					0000
I2C1MSK	020C	-	_	_	_	_	_					Address Ma	isk Register					0000
Legend:	x = unkr	nown value o	n Reset, —	= unimpler	nented, rea	d as '0'. Re	set values a	are shown ir	n hexadecir	nal.								

TABLE 4-13: UART1 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD		UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	_<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_	_	_	_	_	UTX8			U	ART Transm	nit Register				XXXX
U1RXREG	0226	_	URX8 UART Received Register 00								0000							
U1BRG	0228		Baud Rate Generator Prescaler 0							0000								

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14: UART2 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN		USIDL	IREN	RTSMD		UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	—		—		—			UTX8			U	ART Transm	nit Register				XXXX
U2RXREG	0236	—		—		—			URX8			U	ART Receiv	e Register				0000
U2BRG	0238		Baud Rate Generator Prescaler 0								0000							

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER 7-	-6: IFS1:	INTERRUPT	FLAG STAT	US REGISTE	ER 1		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8IF	IC7IF		INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	U2TXIF: UA	RT2 Transmitte	er Interrupt Flag	g Status bit			
		request has or					
bit 14	-	request has no					
DIL 14		RT2 Receiver		Status Dit			
		request has no					
bit 13	INT2IF: Exte	ernal Interrupt 2	Flag Status bi	t			
		request has or request has no					
bit 12	•	5 Interrupt Flag					
		request has or					
	0 = Interrupt	request has no	ot occurred				
bit 11		1 Interrupt Flag					
	•	request has or request has no					
bit 10		out Compare C		unt Flag Status	hit		
Sit TO		request has or		upt i lug otatus			
		request has no					
bit 9	OC3IF: Outp	out Compare C	nannel 3 Interru	upt Flag Status	bit		
		request has or					
bit 8	-	request has no /A Channel 2 E		omploto Intorr	unt Elag Status	bit	
		request has or			upi riay Sialus	5 DIL	
	•	request has no					
bit 7	IC8IF: Input	Capture Chanr	nel 8 Interrupt F	ag Status bit			
		request has or					
L:1 0	•	request has no					
bit 6		Capture Chanr request has or		-lag Status bit			
	•	request has of					
bit 5	-	nted: Read as					
bit 4	INT1IF: Exte	ernal Interrupt 1	Flag Status bi	t			
		request has or					
		request has no					
bit 3	-	Change Notific	-	Flag Status bit			
	•	request has our request has not					

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE
bit 15		·	·	•			bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8IE	IC7IE		INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE
bit 7							bit 0
Legend:	I I.:.		L :4				
R = Readab		W = Writable			nented bit, rea		
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15		RT2 Transmitte	r Intorrunt En	abla hit			
DIL 15		request enable	-				
		request not en					
bit 14	U2RXIE: UA	RT2 Receiver I	nterrupt Enab	le bit			
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not ena	abled				
bit 13		rnal Interrupt 2					
		request enable					
bit 12	-	request not ena					
DIL 12		i Interrupt Enab request enable					
		request not enable					
bit 11	T4IE: Timer4	Interrupt Enab	le bit				
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not ena	abled				
bit 10	-	out Compare Ch		upt Enable bit			
		request enable					
hit 0	•	request not ena		unt Enchlo hit			
bit 9	•	out Compare Ch request enable		upt Enable bit			
		request not enable					
bit 8	-	IA Channel 2 D		Complete Interr	upt Enable bit		
		request enable		·			
	0 = Interrupt	request not ena	abled				
bit 7	IC8IE: Input	Capture Chann	el 8 Interrupt	Enable bit			
		request enable					
	•	request not en					
bit 6	-	Capture Chann	-	Enable bit			
		request enable request not ena					
hit 5		ntequest not only					

bit 5Unimplemented: Read as '0'bit 4INT1IE: External Interrupt 1 Enable

bit 4 INT1IE: External Interrupt 1 Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

bit 3 CNIE: Input Change Notification Interrupt Enable bit

- 1 = Interrupt request enabled
- 0 = Interrupt request not enabled

REGISTER	7-21: IPC6		PRIORITY	CONTROL R	EGISTER 6								
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
_		T4IP<2:0>		—		OC4IP<2:0>							
bit 15							bit						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
_		OC3IP<2:0>		_		DMA2IP<2:0>							
bit 7							bit						
Legend:													
R = Readab	le bit	W = Writable I	oit	U = Unimple	mented bit, re	ad as '0'							
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own						
bit 15	Unimpleme	ented: Read as 'o)'										
bit 14-12	T4IP<2:0>:	Timer4 Interrupt	Priority bits										
	111 = Inter	rupt is priority 7 (ł	nighest priori	ity interrupt)									
	•												
	•												
	001 = Inter	rupt is priority 1											
		rupt source is disa	abled										
bit 11	Unimpleme	ented: Read as 'o)'										
bit 10-8	OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits												
	111 = Inter	rupt is priority 7 (ł	nighest priori	ity interrupt)									
	•												
	•												
	001 = Inter	rupt is priority 1											
		rupt source is disa	abled										
bit 7	Unimpleme	ented: Read as 'o)'										
bit 6-4	OC3IP<2:0	>: Output Compa	re Channel	3 Interrupt Prior	rity bits								
	111 = Inter	rupt is priority 7 (ł	nighest priori	ity interrupt)									
	•												
	•												
		rupt is priority 1 rupt source is disa	ahled										
bit 3		ented: Read as '0											
bit 2-0	-	:0>: DMA Channe		ansfer Complete	Interrunt Prid	ority bits							
		rupt is priority 7 (h			- menupi Phi	Jity Dita							
	•		ingricor priori										
	•												
	•	and the methods of the state											
		rupt is priority 1 rupt source is disa	abled										

REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

7.6 Interrupt Setup Procedures

7.6.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level depends on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.6.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development tool suite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program re-enters the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.6.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.6.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the ${\tt POP}$ instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0
bit 7							bit (
Legend:		C = Clear onl	y bit				
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15	PWCOL7: CI	hannel 7 Peripl	neral Write Col	llision Flag bit			
		lision detected collision detect	ed				
bit 14	PWCOL6: CI	hannel 6 Peripł	neral Write Col	llision Flag bit			
		lision detected collision detect	ed				
bit 13	PWCOL5: CI	hannel 5 Peripł	neral Write Col	llision Flag bit			
		lision detected collision detect	ed				
bit 12	PWCOL4: CI	hannel 4 Periph	neral Write Col	llision Flag bit			
		lision detected collision detect	ed				
bit 11	PWCOL3: CI	hannel 3 Periph	neral Write Col	llision Flag bit			
		lision detected collision detect	ed				
bit 10	PWCOL2: CI	hannel 2 Periph	neral Write Col	llision Flag bit			
		lision detected collision detect	ed				
bit 9	PWCOL1: CI	hannel 1 Periph	neral Write Col	llision Flag bit			
		lision detected collision detect	ed				
bit 8	PWCOL0: CI	hannel 0 Peripł	neral Write Col	llision Flag bit			
		lision detected collision detect	ed				
bit 7	XWCOL7: CI	hannel 7 DMA	RAM Write Co	llision Flag bit			
		lision detected collision detect	ed				
bit 6	XWCOL6: CI	hannel 6 DMA	RAM Write Co	llision Flag bit			
		lision detected collision detect	ed				
bit 5	1 = Write coll	hannel 5 DMA lision detected		llision Flag bit			
bit 4		collision detect		Ilision Flag bit			
UIL 4		hannel 4 DMA		mision riag bit			

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0

REGISTER	11-18: RPINR	22: PERIPH	ERAL PIN S	ELECT INPU	IT REGISTE	R 22	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	_	_			SCK2R<4:0	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			10/00-1	10.00-1	SDI2R<4:0>		10.00-1
bit 7					0012111110		bit 0
Legend: R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown
bit 15-13 bit 12-8	SCK2R<4:0> 11111 = Inpu 11001 = Inpu •	It tied to Vss It tied to RP25		SCK2) to the co	prresponding R	Pn pin	
	00001 = Inpu 00000 = Inpu						

SDI2R<4:0>: Assign SPI2 Data Input (SDI2) to the corresponding RPn pin

bit 7-5

bit 4-0

Unimplemented: Read as '0'

11111 = Input tied to Vss 11001 = Input tied to RP25

00001 = Input tied to RP1 00000 = Input tied to RP0

14.1 Input Capture Resources

Many useful resources related to Input Capture are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532315

14.1.1 KEY RESOURCES

- Section 12. "Input Capture" (DS70198)
- Code Samples
- Application Notes
- · Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

		CONTINUE		•		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	_	—	PMOD3	PMOD2	PMOD1
						bit 8
R/W-1	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1
PEN3H ⁽¹⁾	PEN2H ⁽¹⁾	PEN1H ⁽¹⁾	—	PEN3L ⁽¹⁾	PEN2L ⁽¹⁾	PEN1L ⁽¹⁾
						bit (
e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
Unimplemen	ted: Read as '	0'				
PMOD3:PMC	DD1: PWM I/O	Pair Mode bits	5			
1 = PWM I/O	pin pair is in th	e Independer	nt PWM Output	mode		
0 = PWM I/O	pin pair is in th	e Complemer	ntary Output m	ode		
	U-0 — R/W-1 PEN3H ⁽¹⁾ e bit POR Unimplemen PMOD3:PMC 1 = PWM I/O	U-0 U-0 - - R/W-1 R/W-1 PEN3H ⁽¹⁾ PEN2H ⁽¹⁾ e bit W = Writable POR '1' = Bit is set Unimplemented: Read as 'n PMOD3:PMOD1: PWM I/O 1 PWM I/O pin pair is in th	U-0 U-0 U-0 - - - R/W-1 R/W-1 R/W-1 PEN3H ⁽¹⁾ PEN2H ⁽¹⁾ PEN1H ⁽¹⁾ e bit W = Writable bit POR '1' = Bit is set Unimplemented: Read as '0' PMOD3:PMOD1: PWM I/O Pair Mode bits 1 = PWM I/O pin pair is in the Independer	U-0 U-0 U-0 U-0 - - - - R/W-1 R/W-1 R/W-1 U-0 PEN3H ⁽¹⁾ PEN2H ⁽¹⁾ PEN1H ⁽¹⁾ - e bit W = Writable bit U = Unimplemented POR '1' = Bit is set '0' = Bit is clession Unimplemented: Read as '0' PMOD3:PMOD1: PWM I/O Pair Mode bits 1 = PWM I/O pin pair is in the Independent PWM Output	- - - PMOD3 R/W-1 R/W-1 R/W-1 U-0 R/W-1 PEN3H ⁽¹⁾ PEN2H ⁽¹⁾ PEN1H ⁽¹⁾ - PEN3L ⁽¹⁾ e bit W = Writable bit U = Unimplemented bit, read POR '1' = Bit is set '0' = Bit is cleared	U-0U-0U-0U-0R/W-0R/W-0PMOD3PMOD2R/W-1R/W-1R/W-1U-0R/W-1R/W-1PEN3H ⁽¹⁾ PEN2H ⁽¹⁾ PEN1H ⁽¹⁾ -PEN3L ⁽¹⁾ PEN2L ⁽¹⁾ e bitW = Writable bitU = Unimplemented bit, read as '0'POR'1' = Bit is set'0' = Bit is clearedx = Bit is unkrUnimplemented:Read as '0'PMOD3:PMOD1:PWM I/O Pair Mode bits1 = PWM I/O pin pair is in the Independent PWM Output mode

REGISTER 16-5: PWMxCON1: PWM CONTROL REGISTER 1⁽²⁾

bit 7	Unimplemented: Read as '0'
bit 6-4	PEN3H:PEN1H: PWMxH I/O Enable bits ⁽¹⁾

 1 =	PWMxH	nin i	enabled	1 for	P\//M	output

- 0 = PWMxH pin disabled, I/O pin becomes general purpose I/O
- bit 3 Unimplemented: Read as '0'

- 1 = PWMxL pin is enabled for PWM output
 - 0 = PWMxL pin disabled, I/O pin becomes general purpose I/O
- **Note 1:** Reset condition of the PENxH and PENxL bits depends on the value of the PWMPIN Configuration bit in the FPOR Configuration register.
 - 2: PWM2 supports only one PWM I/O pin pair.

REGISTER 17-1: QEIXCON: QEIX CONTROL REGISTER (x = 1 or 2) (CONTINUED)

bit 5	TQGATE: Timer Gated Time Accumulation Enable bit 1 = Timer gated time accumulation enabled 0 = Timer gated time accumulation disabled
bit 4-3	TQCKPS<1:0>: Timer Input Clock Prescale Select bits ⁽³⁾ 11 = 1:256 prescale value 10 = 1:64 prescale value 01 = 1:8 prescale value 00 = 1:1 prescale value
bit 2	 POSRES: Position Counter Reset Enable bit⁽⁴⁾ 1 = Index Pulse resets Position Counter 0 = Index Pulse does not reset Position Counter
bit 1	TQCS: Timer Clock Source Select bit 1 = External clock from pin QEAx (on the rising edge) 0 = Internal clock (TcY)
bit 0	UPDN_SRC: Position Counter Direction Selection Control bit ⁽⁵⁾ 1 = QEBx pin state defines position counter direction 0 = Control/Status bit, UPDN (QEIxCON<11>), defines timer counter (POSxCNT) direction

- Note 1: This bit only applies when QEIM < 2:0 > = '110' or '100'.
 - 2: Read-only bit when QEIM<2:0> = '1xx'. Read/write bit when QEIM<2:0> = '001'.
 - **3:** Prescaler utilized for 16-bit Timer mode only.
 - 4: This bit applies only when QEIM < 2:0 > = 100 or 110.
 - 5: When configured for QEI mode, this control bit is a 'don't care'.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
	_	_			FILHIT<4:0>		
oit 15							bit
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0
		IX U	i t u	ICODE<6:0>	-	IX U	i t u
oit 7							bit
_egend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8	•	Filter Hit Num					
	10000-1111	1 = Reserved					
	01111 = Filte	er 15					
	•						
	•						
	•						
	00001 = Filte 00000 = Filte						
bit 7		ted: Read as '	∩'				
bit 6-0	-	Interrupt Flag					
		11111 = Rese					
		IFO almost full					
		leceiver overflo					
	1000010 = V 1000001 = E	Vake-up interru rror interrupt	ρι				
	1000000 = N						
	•						
	•						
	•						
		11111 = Rese					
	0001111 = R	B15 buffer Inte	errupt				
	•						
	•						
	0001001 = R	B9 buffer inter	rupt				
	0001000 = R	B8 buffer inter	rupt				
		RB7 buffer inte	•				
		RB6 buffer inte RB5 buffer inte					
		RB4 buffer inte					
	0000011 = T	RB3 buffer inte	errupt				
		RB2 buffer inte					
	0000001 = 1	RB1 buffer inte	HUDL				

22.6 ADC Control Registers

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	
ADON	ADON — ADSIDL		ADDMABM	-	– AD12B		FORM<1:0>	
bit 15							bit 8	
-								
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0	
						HC, HS	HC, HS	
	SSRC<2:0>			SIMSAM	ASAM	SAMP	DONE	
bit 7							bit 0	

REGISTER 22-1: AD1CON1: ADC1 CONTROL REG
--

Legend:	d: HC = Cleared by hardware HS = Set by hardware			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	ADON: ADC Operating Mode bit
	1 = ADC module is operating
	0 = ADC is off
bit 14	Unimplemented: Read as '0'
bit 13	ADSIDL: Stop in Idle Mode bit
	1 = Discontinue module operation when device enters Idle mode0 = Continue module operation in Idle mode
bit 12	ADDMABM: DMA Buffer Build Mode bit
	 1 = DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer 0 = DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address
	to the DMA channel, based on the index of the analog input and the size of the DMA buffer
bit 11	Unimplemented: Read as '0'
bit 10	AD12B: 10-bit or 12-bit Operation Mode bit
	 1 = 12-bit, 1-channel ADC operation 0 = 10-bit, 4-channel ADC operation
bit 9-8	FORM<1:0>: Data Output Format bits
	For 10-bit operation: 11 = Signed fractional (Dout = sddd dddd dd00 0000, where s =.NOT.d<9>) 10 = Fractional (Dout = dddd dddd dd00 0000) 01 = Signed integer (Dout = ssss sssd dddd dddd, where s = .NOT.d<9>) 00 = Integer (Dout = 0000 00dd dddd dddd)
	For 12-bit operation:
	11 = Signed fractional (Dout = sddd dddd dddd 0000, where s = .NOT.d<11>)
	10 = Fractional (Dout = dddd dddd dddd 0000)
	01 = Signed Integer (Dout = ssss sddd dddd dddd, where s = .NOT.d<11>) 00 = Integer (Dout = 0000 dddd dddd dddd)
bit 7-5	SSRC<2:0>: Sample Clock Source Select bits
Sit i O	111 = Internal counter ends sampling and starts conversion (auto-convert)110 = Reserved
	 101 = Motor Control PWM2 interval ends sampling and starts conversion 100 = GP timer (Timer5 for ADC1) compare ends sampling and starts conversion 011 = Motor Control PWM1 interval ends sampling and starts conversion 010 = GP timer (Timer3 for ADC1) compare ends sampling and starts conversion 001 = Active transition on INT0 pin ends sampling and starts conversion 000 = Clearing sample bit ends sampling and starts conversion
bit 4	Unimplemented: Read as '0'

25.2 RTCC Resources

Many useful resources related to RTCC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwprod-
	ucts/Devices.aspx?dDoc-
	Name=en532315

25.2.1 KEY RESOURCES

- Section 37. "Real-Time Clock and Calendar (RTCC)" (DS70301)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

30.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
- MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

30.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

30.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

30.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

30.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

30.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

30.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

TABLE 31-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq + 85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions	
Operati	Operating Voltage							
DC10	Supply V	/oltage						
	Vdd		3.0	_	3.6	V	Industrial and Extended	
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	_	—	V	—	
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	_	Vss	V	_	
DC17	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.03	_	—	V/ms	0-3.0V in 0.1s	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

			Standard Operating Co (unless otherwise state Operating temperature				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O pins	Vss	—	0.2 VDD	V	
DI11		PMP pins	Vss	—	0.15 VDD	V	PMPTTL = 1
DI15		MCLR	Vss	—	0.2 VDD	V	
DI16		I/O Pins with OSC1 or SOSCI	Vss	—	0.2 VDD	V	
DI18		I/O Pins with SDAx, SCLx	Vss	—	0.3 VDD	V	SMbus disabled
DI19		I/O Pins with SDAx, SCLx	Vss	—	0.8 V	V	SMbus enabled
	VIH	Input High Voltage					
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾	0.7 Vdd	—	Vdd	V	—
		I/O Pins 5V Tolerant ⁽⁴⁾	0.7 VDD	—	5.5	V	
DI21		I/O Pins Not 5V Tolerant with PMP ⁽⁴⁾	0.24 VDD + 0.8	_	Vdd	V	
		I/O Pins 5V Tolerant with PMP ⁽⁴⁾	0.24 VDD + 0.8	_	5.5	V	
DI28		SDAx, SCLx	0.7 Vdd	—	5.5	V	SMbus disabled
DI29		SDAx, SCLx	2.1	—	5.5	V	SMbus enabled
	ICNPU	CNx Pull-up Current					
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS

TABLE 31-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for the 5V tolerant I/O pins.
- 5: VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04






FIGURE 31-29: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)





3.6V

3.3V -

3.00

3.6V

3.3V

3.00

- 3V -

2.00

VOL (V)

_ 3V-

2.00

VOL (V)

