



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	21
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32mc302-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



TABLE 4-25: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ128MC202/802, dsPIC33FJ64MC202/802 AND dsPIC33FJ32MC302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	_	_	—			RP1R<4:0	>		—	_	_	RP0R<4:0>					0000
RPOR1	06C2	_	_	_		RP3R<4:0>			—	_	_	RP2R<4:0> 00					0000	
RPOR2	06C4	_	_	—		RP5R<4:0>			—	_	_	RP4R<4:0>					0000	
RPOR3	06C6	_	_	_		RP7R<4:0>			—	_	_	RP6R<4:0>					0000	
RPOR4	06C8	_	_	_			RP9R<4:0	>		—	_	_	RP8R<4:0>				0000	
RPOR5	06CA	_	_	_		RP11R<4:0>			—	_	_	RP10R<4:0>				0000		
RPOR6	06CC	_	_	_		RP13R<4:0>			_	_	_	RP12R<4:0>			0000			
RPOR7	06CE		_	_			RP15R<4:0	>		_	_	_	RP14R<4:0>			0000		

Legend: x = unknown value on Reset, — = unimplemented, read as '0'.

TABLE 4-26: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ128MC204/804, dsPIC33FJ64MC204/804 AND dsPIC33FJ32MC304

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	_	_	-			RP1R<4:0	>		_	_	_			RP0R<4:0>			0000
RPOR1	06C2	_	_	_			RP3R<4:0	>		—	—	_			RP2R<4:0>			0000
RPOR2	06C4	_	_	_		RP5R<4:0>			—	—	_	RP4R<4:0>				0000		
RPOR3	06C6	_	_	_		RP7R<4:0>			—	—	_	RP6R<4:0> 0				0000		
RPOR4	06C8	_	_	_		RP9R<4:0>			_	_	_		RP8R<4:0>				0000	
RPOR5	06CA	_	_	_		RP11R<4:0>			_	_	_			RP10R<4:0>	•		0000	
RPOR6	06CC	_	_	_			RP13R<4:0	>		_	_	_	RP12R<4:0>			0000		
RPOR7	06CE	_	_	_			RP15R<4:0	>		—	—	_	RP14R<4:0>			0000		
RPOR8	06D0	_	_	_			RP17R<4:0	>		_	—	_			RP16R<4:0>	>		0000
RPOR9	06D2	_	_	_			RP19R<4:0	>		_	—	_			RP18R<4:0>	>		0000
RPOR10	06D4	_	_	_		RP21R<4:0>			_	—	_	RP20R<4:0>			0000			
RPOR11	06D6	_	_	—		RP23R<4:0>			_	—	_	RP22R<4:0>			0000			
RPOR12	06D8	_	_	_			RP25R<4:0	>		_	_	_			RP24R<4:0>	>		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'.

4.8.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDH).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 0x8000 and higher maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop allows the instruction using PSV to access data, to execute in a single cycle.

FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION





BROWN-OUT SITUATIONS FIGURE 6-3:

6.5 **External Reset (EXTR)**

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to Section 31.0 "Electrical Characteristics" for minimum pulse width specifications. The External Reset (MCLR) Pin bit (EXTR) in the Reset Control register (RCON<7>) is set to indicate the MCLR Reset.

EXTERNAL SUPERVISORY CIRCUIT 6.5.0.1

Many systems have external supervisory circuits that generate reset signals to Reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to Reset the device when the rest of system is Reset.

6.5.0.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to Reset the device, the external reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.6 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not re-initialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the reset vector fetch will commence.

The Software Reset (Instruction) Flag bit (SWR) in the Reset Control register (RCON<6>) is set to indicate the software Reset.

6.7 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag bit (WDTO) in the Reset Control register (RCON<4>) is set to indicate the Watchdog Reset. Refer to Section 28.4 "Watchdog Timer (WDT)" for more information on Watchdog Reset.

6.8 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag bit (TRAPR) in the Reset Control register (RCON<15>) is set to indicate the Trap Conflict Reset. Refer to Section 7.0 "Interrupt Controller" for more information on trap conflict Resets.

7.0 INTERRUPT CONTROLLER

- This data sheet summarizes the features Note 1: of dsPIC33FJ32MC302/304, the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 32. "Interrupts (Part III)" (DS70214) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) shown in Figure 7-1, resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of eight nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 takes priority over interrupts at any other vector address.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices implement up to 53 unique interrupts and five nonmaskable traps. These are summarized in Table 7-1.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0					
	DMA4IF	PMPIF			—	_	—					
bit 15							bit 8					
			D 444 0	D 444 0	D 444 0	D 444 0	D M M A					
U-0	0-0	0-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	—	—	DMA3IF	C1IF	C1RXIF ⁽¹⁾	SPI2IF	SPIZEIF					
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown					
bit 15	Unimplement	ted: Read as '	0'									
bit 14	DMA4IF: DMA	DMA4IF: DMA Channel 4 Data Transfer Complete Interrupt Flag Status bit										
	1 = Interrupt r	equest has oc	curred									
hit 10	0 = Interrupt h	PMPIF: Parallel Master Port Interrupt Flag Status bit										
DIL 13	1 = Interrupt request has occurred											
	0 = Interrupt r	equest has no	t occurred									
bit 12-5	Unimplement	ted: Read as '	0'									
bit 4	DMA3IF: DMA Channel 3 Data Transfer Complete Interrupt Flag Status bit											
	1 = Interrupt request has occurred											
	0 = Interrupt r	0 = Interrupt request has not occurred										
bit 3	C1IF: ECAN1	Event Interrup	ot Flag Status	bit ⁽¹⁾								
	1 = Interrupt r	equest has oc	curred									
	0 = Interrupt r	request has no	toccurred		(1)							
bit 2	C1RXIF: ECA	N1 Receive D	ata Ready Inte	errupt Flag Sta	itus bit ⁽¹⁾							
	1 = Interrupt n 0 = Interrupt n	equest has oc equest has no	curred t occurred									
bit 1	SPI2IF: SPI2	SPI2IF: SPI2 Event Interrunt Flag Status hit										
	1 = Interrupt r	equest has oc	curred									
	0 = Interrupt r	equest has no	t occurred									
bit 0	SPI2EIF: SPI2	2 Error Interrup	ot Flag Status	bit								
	1 = Interrupt r	equest has oc	curred									
	0 = Interrupt r	equest has no	t occurred									

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

Note 1: Interrupts are disabled on devices without an ECAN[™] module.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0							
		CNIP<2:0>				CMIP<2:0>								
bit 15							bit 8							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0							
		MI2C1IP<2:0>		—		SI2C1IP<2:0>	L:1 0							
Dit 7							DITU							
Legend:														
R = Readable	e bit	W = Writable b	oit	U = Unimple	mented bit, re	ented bit, read as '0'								
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown							
bit 15	Unimplem	ented: Read as '0)'											
bit 14-12	CNIP<2:0>	CNIP<2:0>: Change Notification Interrupt Priority bits												
	111 = Inter	 111 = Interrupt is priority 7 (highest priority interrupt) • 												
	•													
	•													
	001 = Inter	rupt is priority 1	a b l a d											
hit 11		rupt source is disa	, ,											
bit 10.8	CMIP<2:0>: Comparator Interrupt Priority bits													
DIL TU-O	111 = Interrupt is priority 7 (highest priority interrupt)													
	•													
	•													
	• 001 = Interrupt is priority 1													
	000 = Interrupt source is disabled													
bit 7	Unimplem	ented: Read as '0)'											
bit 6-4	MI2C1IP<2	2:0>: I2C1 Master	Events Inter	rupt Priority bits	S									
	111 = Inter	111 = Interrupt is priority 7 (highest priority interrupt)												
	•													
	•													
	001 = Inter	rupt is priority 1												
	000 = Inte r	rupt source is disa	abled											
bit 3	Unimplem	ented: Read as '0)'											
bit 2-0	SI2C1IP<2	::0>: I2C1 Slave E	vents Interru	upt Priority bits										
	111 = Inter	rupt is priority 7 (r	highest prior	ity interrupt)										
	•													
	•													
	001 = Inter	rupt is priority 1												

DECISTED 7 10

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER 7-26: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14	REGISTER 7-26:	IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14
--	----------------	---

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
	—	—				QEI1IP<2:0>					
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
		PWM1IP<2:0>				—	—				
bit 7							bit 0				
Legend:						-l (0)					
$R = Readable bit \qquad \qquad W = Writable bit n = Value at POP \qquad (1' = Pit is set)$					nented bit, rea						
-n = Value at	POR	'1' = Bit is set		0° = Bit is cle	ared	x = Bit is unknown	own				
L:1 4 5 44		tod. Dood oo fa	. 3								
DIL 15-11	Unimplemen	ted: Read as (
bit 10-8	QEI1IP<2:0>: QEI1 Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interrupt is priority 1										
	000 = Interru	pt source is disa	abled								
bit 7	Unimplemen	ted: Read as '0)'								
bit 6-4	PWM1IP<2:0	>: PWM1 Interr	upt Priority b	its							
	111 = Interru	pt is priority 7 (ł	nighest priorit	y interrupt)							
	•										
	•										
	001 = Interru	nt is priority 1									
	000 = Interru	pt source is disa	abled								
bit 3-0	Unimplemen	ted: Read as '0)'								
'											

NOTES:

11.6.2.2 Output Mapping

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 5-bit fields, with each set associated with one RPn pin (see Register 11-21 through Register 11-33). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 11-2 and Figure 11-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.



TABLE 11-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

Function	RPnR<4:0>	Output Name
NULL	00000	RPn tied to default port pin
C1OUT	00001	RPn tied to Comparator1 Output
C2OUT	00010	RPn tied to Comparator2 Output
U1TX	00011	RPn tied to UART1 Transmit
U1RTS	00100	RPn tied to UART1 Ready To Send
U2TX	00101	RPn tied to UART2 Transmit
U2RTS	00110	RPn tied to UART2 Ready To Send
SDO1	00111	RPn tied to SPI1 Data Output
SCK1	01000	RPn tied to SPI1 Clock Output
SS1	01001	RPn tied to SPI1 Slave Select Output
SDO2	01010	RPn tied to SPI2 Data Output
SCK2	01011	RPn tied to SPI2 Clock Output
SS2	01100	RPn tied to SPI2 Slave Select Output
C1TX	10000	RPn tied to ECAN1 Transmit
OC1	10010	RPn tied to Output Compare 1
OC2	10011	RPn tied to Output Compare 2
OC3	10100	RPn tied to Output Compare 3
OC4	10101	RPn tied to Output Compare 4
UPDN1	11010	RPn tied to QEI1 direction (UPDN) status
UPDN2	11011	RPn tied to QEI2 direction (UPDN) status

© 2007-2012 Microchip Technology Inc.

NOTES:

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER I	0-0. FADIC	ONZ. DLAD										
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
		—		_	_	_						
bit 15							bit 8					
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
		DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS1I					
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'								
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown						
bit 15-6	Unimplemen	ted: Read as '	0'									
bit 5	DTS3A: Dead	d-Time Select f	or PWMxH3	Signal Going A	ctive bit							
	1 = Dead time	e provided from	n Unit B									
	0 = Dead time	e provided from	n Unit A									
bit 4	DTS3I: Dead-	DTS3I: Dead-Time Select for PWMxL3 Signal Going Inactive bit										

REGISTER 16-8: PxDTCON2: DEAD-TIME CONTROL REGISTER 2⁽¹⁾

bit 4	DTS3I: Dead-Time Select for PWMxL3 Signal Going Inactive bit
	1 = Dead time provided from Unit B0 = Dead time provided from Unit A
bit 3	DTS2A: Dead-Time Select for PWMxH2 Signal Going Active bit
	1 = Dead time provided from Unit B0 = Dead time provided from Unit A
bit 2	DTS2I: Dead-Time Select for PWMxL2 Signal Going Inactive bit
	 Dead time provided from Unit B Dead time provided from Unit A
bit 1	DTS1A: Dead-Time Select for PWMxH1 Signal Going Active bit
	1 = Dead time provided from Unit B0 = Dead time provided from Unit A
bit 0	DTS1I: Dead-Time Select for PWMxL1 Signal Going Inactive bit
	1 = Dead time provided from Unit B0 = Dead time provided from Unit A

Note 1: PWM2 supports only one PWM I/O pin pair.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER 2	1-20: CiRXN REGIS	/InSID: ECAN STER n (n = 0	™ ACCEPT)-2)	ANCE FILTE	R MASK STA	ANDARD IDEI	NTIFIER
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	_	MIDE	_	EID17	EID16
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-5	SID<10:0>: S 1 = Include b 0 = Bit SIDx i	Standard Identif it SIDx in filter o s don't care in t	ier bits comparison filter comparis	son			
bit 4	Unimplemen	ted: Read as '	0'				
bit 3	MIDE: Identif	ier Receive Mo	de bit				
	1 = Match on 0 = Match eit (i.e., if (Fi	ly message typ her standard or lter SID) = (Me	es (standard [·] extended ad ssage SID) o	or extended ac dress message r if (Filter SID/E	ldress) that cor e if filters match EID) = (Messag	respond to EXII e SID/EID))	DE bit in filter
bit 2	Unimplemen	ted: Read as '	0'				
bit 1-0	EID<17:16>:	Extended Iden	tifier bits				
	1 = Include b	it EIDx in filter of	comparison				
	0 = Bit EIDx i	s don't care in t	filter comparis	son			

REGISTER 21-21: CIRXMnEID: ECAN[™] ACCEPTANCE FILTER MASK EXTENDED IDENTIFIER REGISTER n (n = 0-2)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ALRMEN	CHIME		AMA	SK<3:0>		ALRMP	TR<1:0>	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			ARP	PT<7:0>				
bit 7							bit 0	
l egend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit. rea	d as '0'		
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 15	ALRMEN: A	larm Enable bit						
	1 = Alarm is CHIME =	enabled (clear = 0)	ed automatic	ally after an ala	rm event whei	never ARP1<7:0)> = 0x00 and	
bit 14	0 = Alarm is	disabled						
DIL 14	CHIME: Chime Enable bit 1 = Chime is enabled; ARPT<7:0> bits are allowed to roll over from 0x00 to 0xFF 0 = Object is disabled APPT right bits after area the enable 2.22							
bit 13-10	AMASK<3:0	>: Alarm Mask	Configuration	n bits				
	11xx = Rese	erved – do not u	se					
	101x = Rese	erved – do not u	se					
	1001 = Once	e a year (except	when config	ured for Februa	ry 29th, once e	every 4 years)		
	0111 = Once	e a week						
	0110 = Once	e a day						
	0101 = Ever	y nour v 10 minutes						
	0011 = Ever	y minute						
	0010 = Ever	y 10 seconds						
	0001 = Ever	y second y half second						
bit 9-8	ALRMPTR<	1:0>: Alarm Val	ue Register \	Window Pointer	bits			
	Points to the corresponding Alarm Value registers when reading ALRMVALH and ALRMVALL register						ALL registers;	
	the ALRMPT	R<1:0> value de	ecrements on	every read or w	rite of ALRMV	ALH until it reach	nes '00'.	
	$\frac{ALRMVAL<1}{11 = Unimple}$	<u>5:8>:</u> emented						
	10 = ALRMN	INTH						
	01 = ALRMV	VD						
		/IIN /:0~:						
	11 = Unimple	emented						
	10 = ALRMDAY							
	01 = ALRMH	IR SEC						
bit 7-0	ARPT<7:0>:	Alarm Repeat	Counter Valu	e bits				
	11111111 =	Alarm will repe	at 255 more	times				
	•							
	•							
	00000000 =	Alarm will not r	epeat any alarm or	ent The counte	r is prevented	from rolling over	r from 0x00 to	
	0xFF unless	CHIME = 1.	any alahin ev		n is preventeu			

REGISTER 25-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

Bit Field	Register	RTSP Effect	Description
BWRP	FBS	Immediate	Boot Segment Program Flash Write Protection 1 = Boot segment can be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Immediately	Boot Segment Program Flash Code Protection Size x11 = No Boot program Flash segment
			Boot space is 1K Instruction Words (except interrupt vectors) 110 = Standard security; boot program Flash segment ends at 0x0007FE
			010 = High security; boot program Flash segment ends at 0x000/FE
			Boot space is 4K Instruction Words (except interrupt vectors) 101 = Standard security; boot program Flash segment, ends at 0x001FFE
			001 = High security; boot program Flash segment ends at 0x001FFE
			Boot space is 8K Instruction Words (except interrupt vectors) 100 = Standard security; boot program Flash segment ends at 0x003FFE
	500	1	000 = High security; boot program Flash segment ends at 0x003FFE
RBS<1:0>\''	FBS	Immediate	Boot Segment RAM Code Protection Size 11 = No Boot RAM defined 10 = Boot RAM is 128 bytes 01 = Boot RAM is 256 bytes
SW/DD(1)	Eee(1)	Immodiato	00 = Boot RAM is 1024 bytes
SWRF 7	F33`'	Infinediate	1 = Secure Segment can bet written 0 = Secure Segment is write-protected
SSS<2:0>	FSS	Immediate	Secure Segment Program Flash Code Protection Size (Secure segment is not implemented on 32K devices) x11 = No Secure program flash segment
			Secure space is 4K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x001FFE
			010 = High security; secure program Flash segment starts at End of BS, ends at 0x001FFE
			Secure space is 8K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE
			001 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE
			Secure space is 16K IW less BS 100 = Standard security; secure program Flash segment starts at End of BS, ends at 007FFEh
			000 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
RSS<1:0> ⁽¹⁾	FSS ⁽¹⁾	Immediate	Secure Segment RAM Code Protection 11 = No Secure RAM defined
			10 = Secure RAM is 256 Bytes less BS RAM 01 = Secure RAM is 2048 Bytes less BS RAM
			00 = Secure RAM is 4096 Bytes less BS RAM

	TABLE 28-2:	dsPIC33F CONFIGURATION BITS DESCRIPTION
--	-------------	---

Note 1: This Configuration register is not available on dsPIC33FJ32MC302/304 devices.

29.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33FJ32MC302/ 304. dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- DSP operations
- · Control operations

Table 29-1 shows the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 29-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The $\ensuremath{\mathtt{MAC}}$ class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- · The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- · The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions





		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial						
Param No.	Characteristic	Min	Тур	-40°C ≤IA Max	usies Units	C for Extended		
PM11	PMWR Pulse Width	_	0.5 TCY		ns			
PM12	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	—	—	—	ns	—		
PM13	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	—	—	—	ns	—		
PM16	PMCSx Pulse Width	TCY - 5	—	_	ns	—		

TABLE 31-55: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

TABLE 31-56: DMA READ/WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Characteristic	Min	Тур	Max	Units	Conditions
DM1	DMA Read/Write Cycle Time			1 Tcy	ns	—

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_	
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_	_	ns	_	
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	_	_	ns	—	

TABLE 32-10: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 32-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+150°C for High Temperature						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	10	25	ns	_	
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35			ns	_	
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28			ns	_	
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	—	_	ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.

Section Name	Update Description
Section 30.0 "Electrical Characteristics"	Updated Max MIPS for temperature range of -40°C to +125°C in Table 30-1
	Updated typical values in Thermal Packaging Characteristics in Table 30-3
	Added parameters DI11 and DI12 to Table 30-9
	Updated minimum values for parameters D136 (TRw) and D137 (TPE) and removed typical values in Table 30-12
	Added Extended temperature range to Table 30-13
	Updated Note 2 in Table 30-38
	Updated parameter AD63 and added Note 3 to Table 30-42 and Table 30-43

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)