

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Detuns	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	35
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32mc304-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

dsPIC	C33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 Product Families	2
1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-bit Digital Signal Controllers	
3.0	CPU	
4.0	Memory Organization	
5.0	Flash Program Memory	73
6.0	Resets	
7.0	Interrupt Controller	
8.0	Direct Memory Access (DMA)	131
9.0	Oscillator Configuration	143
10.0	Power-Saving Features	155
11.0	I/O Ports	163
	Timer1	
13.0	Timer2/3 And TImer4/5	199
14.0	Input Capture	205
15.0	Output Compare	209
	Motor Control PWM Module	
	Quadrature Encoder Interface (QEI) Module	
	Serial Peripheral Interface (SPI)	
	Inter-Integrated Circuit™ (I ² C™)	
20.0	Universal Asynchronous Receiver Transmitter (UART)	
	Enhanced CAN (ECAN™) Module	
	10-bit/12-bit Analog-to-Digital Converter (ADC1)	
23.0	Audio Digital-to-Analog Converter (DAC)	
	Comparator Module	
	Real-Time Clock and Calendar (RTCC)	
	Programmable Cyclic Redundancy Check (CRC) Generator	
	Parallel Master Port (PMP)	
28.0	Special Features	335
	Instruction Set Summary	
	Development Support	
	Electrical Characteristics	
	High Temperature Electrical Characteristics	
	DC and AC Device Characteristics Graphs	
	Packaging Information	
Appe	ndix A: Revision History	439
	<	
	Nicrochip Web Site	
	omer Change Notification Service	
Custo	omer Support	455
	ler Response	
Produ	uct Identification System	457

TABLE 1-1:	PINOU	T I/O DES	CRIPT	IONS (CONTINUED)
Pin Name	Pin Type	Buffer Type	PPS	Description
FLTA1	I	ST	Yes	PWM1 Fault A input.
PWM1L1	0		No	PWM1 Low output 1
PWM1H1	0	—	No	PWM1 High output 1
PWM1L2	0	—	No	PWM1 Low output 2
PWM1H2	0		No	PWM1 High output 2
PWM1L3	0		No	PWM1 Low output 3
PWM1H3	0		No	PWM1 High output 3
FLTA2	I	ST	Yes	PWM2 Fault A input.
PWM2L1	0		No	PWM2 Low output 1
PWM2H1	0		No	PWM2 High output 1
PGED1	I/O	ST	No	Data I/O pin for programming/debugging communication channel 1.
PGEC1	I	ST	No	Clock input pin for programming/debugging communication channel 1.
PGED2	I/O	ST	No	Data I/O pin for programming/debugging communication channel 2.
PGEC2	I	ST	No	Clock input pin for programming/debugging communication channel 2.
PGED3	I/O	ST	No	Data I/O pin for programming/debugging communication channel 3.
PGEC3	I	ST	No	Clock input pin for programming/debugging communication channel 3.
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVDD	Р	Р	No	Positive supply for analog modules. This pin must be connected at all times.
AVss	Р	Р	No	Ground reference for analog modules.
Vdd	Р	—	No	Positive supply for peripheral logic and I/O pins.
VCAP	Р	_	No	CPU logic filter capacitor connection.
Vss	Р	—	No	Ground reference for logic and I/O pins.
VREF+	I	Analog	No	Analog voltage reference (high) input.
VREF-	I	Analog	No	Analog voltage reference (low) input.
	c = c M c	C as man a tile	La liana de	or output Applog = Applog input P = Power

TABLE 1-1:	PINOUT I/O DESCRIPTIONS	(CONTINUED)

Legend: CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select

Analog = Analog input P = Power O = Output TTL = TTL input buffer

I = Input

TABLE 4-9: 2-OUTPUT PWM2 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
P2TCON	05C0	PTEN	-	PTSIDL	_	—	—	-	—		PTOPS	6<3:0>		PTCKP	'S<1:0>	PTMO	D<1:0>	0000
P2TMR	05C2	PTDIR		PWM Timer Count Value Register									0000					
P2TPER	05C4	_							PWM Time	Base Perio	d Register							0000
P2SECMP	05C6	SEVTDIR						PW	/M Special	Event Com	pare Regis	ter						0000
PWM2CON1	05C8	_	_	_	_	_	_	_	PMOD1	_	_	_	PEN1H	_	_	-	PEN1L	OOFF
PWM2CON2	05CA	_	_	_	_		SEVO	PS<3:0>		_	_	_	_	_	IUE	OSYNC	UDIS	0000
P2DTCON1	05CC	DTBPS	<1:0>			DTB	<5:0>			DTAPS<1:0> DTA<5:0>							0000	
P2DTCON2	05CE	_	_	_	_	_	_	_	_	_	_	_	_	_	_	DTS1A	DTS1I	0000
P2FLTACON	05D0	_	_	_	_	_	_	FAOV1H	FAOV1L	FLTAM	_	_	_	_	_	-	FAEN1	0000
P2OVDCON	05D4	_	_	—	_	_	—	POVD1H	POVD1L	—	_	—	_	_	_	POUT1H	POUT1L	FF00
P2DC1	05D6							PWN	/ Duty Cyc	le #1 Regist	ter							0000
Lagandi	·	monted rea																

Legend: — = unimplemented, read as '0'

TABLE 4-10: QEI1 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
QEI1CON	01E0	CNTERR	_	QEISIDL	INDX	UPDN	Q	EIM<2:0	>	SWPAB	PCDOUT	TQGATE	TQCKP	S<1:0>	POSRES	TQCS	UPDN_SRC	0000
DFLT1CON	01E2	_	_	_		_	IMV<	<1:0>	CEID	QEOUT		QECK<2:0>		_	_	_	_	0000
POS1CNT	01E4		Position Counter<15:0>								0000							
MAX1CNT	01E6		Maximum Count<15:0>											FFFF				

Legend: — = unimplemented, read as '0'

TABLE 4-11: QEI2 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
QEI2CON	01F0	CNTERR	_	QEISIDL	INDX	UPDN	Q	EIM<2:0	>	SWPAB	PCDOUT	TQGATE	TQCKP	S<1:0>	POSRES	TQCS	UPDN_SRC	0000
DFLT2CON	01F2	_		_	—	_	IMV<	<1:0>	CEID	QEOUT		QECK<2:0>		_	_	_	_	0000
POS2CNT	01F4	Position Counter<15:0>							0000									
MAX2CNT	01F6		Maximum Count<15:0>										FFFF					

Legend: — = unimplemented, read as '0'

© 2007-2012 Microchip Technology Inc.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E			-					See defini	tion when V	VIN = x	•				-		
C1BUFPNT1	0420		F3BF	P<3:0>			F2BF	P<3:0>			F1BP	<3:0>			F0BP	<3:0>		0000
C1BUFPNT2	0422		F7BF	P<3:0>			F6BF	P<3:0>			F5BP	<3:0>			F4BP	<3:0>		0000
C1BUFPNT3	0424		F11B	P<3:0>			F10B	P<3:0>		F9BP<3:0>				F8BP<3:0>				0000
C1BUFPNT4	0426		F15BI	P<3:0>			F14B	P<3:0>		F13BP<3:0>					F12BF	°<3:0>		0000
C1RXM0SID	0430		SID<10:3>				SID<2:0> —				MIDE	—	EID<	17:16>	XXXX			
C1RXM0EID	0432		EID<15:8>						EID<7:0>								XXXX	
C1RXM1SID	0434				SID<	10:3>					SID<2:0>		—	MIDE		EID<	17:16>	XXXX
C1RXM1EID	0436				EID<	15:8>							EID<	7:0>				XXXX
C1RXM2SID	0438				SID<	10:3>					SID<2:0>		_	MIDE		EID<	17:16>	XXXX
C1RXM2EID	043A				EID<	15:8>							EID<	7:0>				XXXX
C1RXF0SID	0440				SID<	10:3>					SID<2:0>		_	EXIDE		EID<	17:16>	XXXX
C1RXF0EID	0442				EID<	15:8>							EID<	7:0>				XXXX
C1RXF1SID	0444		SID<10:3>						SID<2:0>		—	EXIDE	—	EID<	17:16>	XXXX		
C1RXF1EID	0446		EID<15:8>								EID<	7:0>				XXXX		
C1RXF2SID	0448	SID<10:3>					SID<2:0>		—	EXIDE		EID<	17:16>	xxxx				
C1RXF2EID	044A		EID<15:8>									EID<	7:0>				xxxx	
C1RXF3SID	044C				SID<	10:3>				SID<2:0> — EXIDE — EID<17:16>						17:16>	xxxx	
C1RXF3EID	044E				EID<	15:8>				EID<7:0>							xxxx	
C1RXF4SID	0450				SID<	10:3>					SID<2:0>	EXIDE — EID<17:16>				xxxx		
C1RXF4EID	0452				EID<	15:8>				EID<7:0>								xxxx
C1RXF5SID	0454				SID<	10:3>				SID<2:0> — EXIDE — EID<17:16>							17:16>	xxxx
C1RXF5EID	0456				EID<	15:8>							EID<	7:0>				xxxx
C1RXF6SID	0458				SID<	10:3>					SID<2:0>		—	EXIDE	_	EID<	17:16>	XXXX
C1RXF6EID	045A				EID<	15:8>							EID<	7:0>		•		XXXX
C1RXF7SID	045C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	XXXX
C1RXF7EID	045E				EID<	15:8>							EID<	7:0>		•		XXXX
C1RXF8SID	0460				SID<	10:3>					SID<2:0>		—	EXIDE	_	EID<	17:16>	XXXX
C1RXF8EID	0462	52 EID<15:8>								EID<	7:0>				XXXX			
C1RXF9SID	0464				SID<	10:3>					SID<2:0>		—	EXIDE	_	EID<	17:16>	XXXX
C1RXF9EID	0466				EID<	15:8>							EID<	7:0>		-		XXXX
C1RXF10SID	0468				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	XXXX
C1RXF10EID	046A				EID<	15:8>							EID<	7:0>				XXXX
C1RXF11SID	046C				SID<	10:3>					SID<2:0>		_	EXIDE	—	EID<	17:16>	XXXX

~~ AOTOLA MAIN AND -I- DIOOOF IO (BLOOOO/00 /)

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

4.8.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDH).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 0x8000 and higher maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop allows the instruction using PSV to access data, to execute in a single cycle.

FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION



R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0
FLTA1IF	RTCIF	DMA5IF		_	QEI1IF	PWM1IF	_
bit 15				÷			bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	<u> </u>	—	_			—	_
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own
bit 14 bit 13	0 = Interrupt RTCIF: Real 1 = Interrupt 0 = Interrupt DMA5IF: DM 1 = Interrupt	request has occ request has not -Time Clock and request has occ request has not IA Channel 5 Da request has occ request has not	occurred Calendar Ir urred occurred ta Transfer urred			s bit	
bit 12-11	Unimpleme	nted: Read as '0	,				
bit 10	1 = Interrupt	1 Event Interrupt request has occ request has not	urred	s bit			
bit 9	PWM1IF: PV	VM1 Event Interr	upt Flag Sta	atus bit			
		request has occ request has not					

REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

Unimplemented: Read as '0'

bit 8-0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE
bit 15	·	·	·	•			bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8IE	IC7IE		INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE
bit 7							bit 0
Legend:	I I.:.		L :4			-l (0)	
R = Readab		W = Writable			nented bit, rea		
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15		RT2 Transmitte	r Intorrunt En	abla hit			
DIL 15		request enable	-				
		request not en					
bit 14	U2RXIE: UA	RT2 Receiver I	nterrupt Enab	le bit			
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not ena	abled				
bit 13		rnal Interrupt 2					
		request enable					
bit 12	-	request not ena					
DIL 12		i Interrupt Enab request enable					
		request not enable					
bit 11	T4IE: Timer4	Interrupt Enab	le bit				
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not ena	abled				
bit 10	-	out Compare Ch		upt Enable bit			
		request enable					
hit 0	•	request not ena		unt Enchlo hit			
bit 9	•	out Compare Ch request enable		upt Enable bit			
		request not enable					
bit 8	-	IA Channel 2 D		Complete Interr	upt Enable bit		
		request enable		·			
	0 = Interrupt	request not ena	abled				
bit 7	IC8IE: Input	Capture Chann	el 8 Interrupt	Enable bit			
		request enable					
	•	request not en					
bit 6	-	Capture Chann	-	Enable bit			
		request enable request not ena					
hit 5		ntequest not only					

bit 5Unimplemented: Read as '0'bit 4INT1IE: External Interrupt 1 Enable

bit 4 INT1IE: External Interrupt 1 Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

bit 3 CNIE: Input Change Notification Interrupt Enable bit

- 1 = Interrupt request enabled
- 0 = Interrupt request not enabled

REGISTER	7-21: IPC6		PRIORITY	CONTROL R	EGISTER 6								
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
_		T4IP<2:0>		—		OC4IP<2:0>							
bit 15							bit						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
_		OC3IP<2:0>		_		DMA2IP<2:0>							
bit 7							bit						
Legend:													
R = Readab	le bit	W = Writable I	oit	U = Unimple	mented bit, re	ad as '0'							
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own						
bit 15	Unimpleme	ented: Read as 'o)'										
bit 14-12	T4IP<2:0>:	Timer4 Interrupt	Priority bits										
	111 = Inter	rupt is priority 7 (ł	nighest priori	ity interrupt)									
	•												
	•												
	001 = Inter	rupt is priority 1											
		rupt source is disa	abled										
bit 11	Unimplemented: Read as '0'												
bit 10-8	OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits												
	111 = Inter	rupt is priority 7 (ł	nighest priori	ity interrupt)									
	•												
	•												
	001 = Inter	rupt is priority 1											
		rupt source is disa	abled										
bit 7	Unimpleme	ented: Read as 'o)'										
bit 6-4	OC3IP<2:0	>: Output Compa	re Channel	3 Interrupt Prior	rity bits								
	111 = Inter	rupt is priority 7 (ł	nighest priori	ity interrupt)									
	•												
	•												
		rupt is priority 1 rupt source is disa	ahled										
bit 3		ented: Read as '0											
bit 2-0	-	:0>: DMA Channe		ansfer Complete	Interrunt Prid	ority bits							
		rupt is priority 7 (h			- menupi Phi	Jity Dita							
	•		ingricor priori										
	•												
	•	and the methods of the state											
		rupt is priority 1 rupt source is disa	abled										

REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

REGISTER 9-5:	ACLKCON: AUXILIARY CLOCK DIVISOR CONTROL REGISTER ⁽¹⁾
---------------	--

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	SELACLK	AOSCI	MD<1:0>	A	PSTSCLR<2:0>	
bit 15							bit
D #44 0							
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
ASRCSEL bit 7			_	_	_	_	bit
							DIL
Legend:							
R = Readabl	e bit	W = Writable b	oit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15-14	Unimplemen	ted: Read as '0)'				
bit 13	SELACLK: Select Auxiliary Clock Source for Auxiliary Clock Divider						
-	SELACER. S	elect Auxiliary C			Dent Britael		
-		Oscillators prov		-		ivider	
-	1 = Auxiliary (ides the sour	ce clock for Au	ixiliary Clock Di		
bit 12-11	1 = Auxiliary (0 = PLL outpu	Oscillators prov	ides the sour les the sourc	ce clock for Au e clock for the	ixiliary Clock Di		
bit 12-11	1 = Auxiliary (0 = PLL outpu AOSCMD<1:	Oscillators prov ut (Fosc) provid	ides the sour les the sourc scillator Mode	ce clock for Au e clock for the	ixiliary Clock Di		
bit 12-11	1 = Auxiliary (0 = PLL outpu AOSCMD<1: 11 = EC Exte	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os	ides the sour les the sourc scillator Mode e Select	ce clock for Au e clock for the	ixiliary Clock Di		
bit 12-11	1 = Auxiliary (0 = PLL outpu AOSCMD<1: 11 = EC Exte 10 = XT Oscil	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod	ides the sour les the sourc scillator Mode e Select ect	ce clock for Au e clock for the	ixiliary Clock Di		
bit 12-11	1 = Auxiliary (0 = PLL outpu AOSCMD<1: 11 = EC Exte 10 = XT Oscii 01 = HS Osci	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os rnal Clock Mod llator Mode Sele	ides the sour les the sourc scillator Mode e Select ect ect	ce clock for Au e clock for the e	ixiliary Clock Di		
bit 12-11 bit 10-8	1 = Auxiliary (0 = PLL outpu AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sele llator Mode Sele	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di		
	1 = Auxiliary 0 0 = PLL outpu AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR<	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sel illator Mode Sel o Oscillator Disa 2:0>: Auxiliary	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di		
	1 = Auxiliary (0 = PLL outpu AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sel illator Mode Sel of Oscillator Disa 2:0>: Auxiliary d by 1	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di		
	1 = Auxiliary (0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sel (llator Mode Sel (oscillator Disa 2:0>: Auxiliary d by 1 d by 2	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di		
	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 110 = Divideo	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sel (llator Mode Sel (oscillator Disa 2:0>: Auxiliary d by 1 d by 2 d by 4	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di		
	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 101 = Divideo 011 = Divideo 011 = Divideo	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sel (llator Mode Sel (oscillator Disa 2:0>: Auxiliary d by 1 d by 2 d by 4 d by 8 d by 16	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di		
	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 101 = Divideo 011 = Divideo 011 = Divideo 010 = Divideo	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sel dilator Mode Sel doscillator Disa 2:0>: Auxiliary d by 1 d by 2 d by 4 d by 8 d by 16 d by 32	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di		
	1 = Auxiliary (0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 011 = Divideo 011 = Divideo 010 = Divideo 010 = Divideo 011 = Divideo	Oscillators provut (Fosc) provid 0>: Auxiliary Os rnal Clock Mod llator Mode Sele (Oscillator Disa 2:0>: Auxiliary d by 1 d by 2 d by 4 d by 8 d by 16 d by 32 d by 64	ides the sourc les the sourc scillator Mode e Select ect ect ubled (default Clock Output	ce clock for Au e clock for the e	ixiliary Clock Di		
bit 10-8	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscii 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 101 = Divideo 011 = Divideo 010 = Divideo 001 = Divideo 000 = Divideo	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sele (llator Mode Sele (oscillator Disa 2:0>: Auxiliary d by 1 d by 2 d by 4 d by 8 d by 16 d by 32 d by 64 d by 256 (defaul	ides the sourc les the sourc scillator Mode e Select ect ect bled (default Clock Output	ce clock for Au e clock for the e) : Divider	ixiliary Clock Di Auxiliary Clock		
	<pre>1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divided 100 = Divided 101 = Divided 011 = Divided 011 = Divided 010 = Divided 000 = Divided 000 = Divided ASRCSEL: S</pre>	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sele (llator Mode Sele (oscillator Disa 2:0>: Auxiliary d by 1 d by 2 d by 4 d by 4 d by 32 d by 4 d by 32 d by 64 d by 256 (defaul select Reference	ides the sourc les the sourc scillator Mode e Select ect clock (default Clock Output	ce clock for Au e clock for the e) : Divider ce for Auxiliary	ixiliary Clock Di Auxiliary Clock		
bit 10-8	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 101 = Divideo 011 = Divideo 011 = Divideo 010 = Divideo 001 = Divideo 000 = Divideo	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sele (llator Mode Sele (oscillator Disa 2:0>: Auxiliary d by 1 d by 2 d by 4 d by 8 d by 16 d by 32 d by 4 d by 256 (defaul select Reference Oscillator is the 0	ides the sourc les the sourc scillator Mode e Select ect clock Output Clock Output	ce clock for Au e clock for the e) Divider	ixiliary Clock Di Auxiliary Clock		
bit 10-8	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 101 = Divideo 011 = Divideo 011 = Divideo 010 = Divideo 001 = Divideo 000 = Divideo	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sele (llator Mode Sele (oscillator Disa 2:0>: Auxiliary d by 1 d by 2 d by 4 d by 4 d by 32 d by 4 d by 32 d by 64 d by 256 (defaul select Reference	ides the sourc les the sourc scillator Mode e Select ect clock Output Clock Output	ce clock for Au e clock for the e) Divider	ixiliary Clock Di Auxiliary Clock		

Note 1: This register is reset only on a Power-on Reset (POR).

11.7 I/O Helpful Tips

- In some cases, certain pins as defined in TABLE 1. 31-9: "DC Characteristics: I/O Pin Input Specifications" under "Injection Current", have internal protection diodes to VDD and VSS. The term "Injection Current" is also referred to as "Clamp Current". On designated pins, with sufficient external current limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings with nominal VDD with respect to the VSS and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and VSS power rails, may affect the ADC accuracy by four to six counts.
- I/O pins that are shared with any analog input pin, 2. (i.e., ANx), are always analog pins by default after any reset. Consequently, any pin(s) configured as an analog input pin, automatically disables the digital input pin buffer. As such, any attempt to read a digital input pin will always return a '0' regardless of the digital logic level on the pin if the analog pin is configured. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the analog pin configuration registers in the ADC module, (i.e., ADxPCFGL, AD1PCFGH), by setting the appropriate bit that corresponds to that I/O port pin to a '1'. On devices with more than one ADC, both analog pin configurations for both ADC modules must be configured as a digital I/O pin for that pin to function as a digital I/O pin.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.
- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in the data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-toright. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.

- 4. Each CN pin has a configurable internal weak pull-up resistor. The pull-ups act as a current source connected to the pin, and eliminates the need for external resistors in certain applications. The internal pull-up is to ~(VDD-0.8) not VDD. This is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH and at or below the VOL levels. However, for LEDs unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the absolute maximum rating section of the data sheet. For example:

VOH = 2.4v @ IOH = -8 mA and VDD = 3.3V

The maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in Section 31.0 "Electrical Characteristics" for additional information.

11.8 I/O Resources

Many useful resources related to Resets are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532315

11.8.1 KEY RESOURCES

- Section 10. "I/O Ports" (DS70193)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

REGISTER 11-17: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—		—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		_			SS1R<4:0>		
bit 7		·					bit 0
Legend:							
R = Readable bit W = Writable		W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-5 Unimplemented: Read as '0'

bit 4-0

SS1R<4:0>: Assign SPI1 Slave Select Input (SS1) to the corresponding RPn pin
 11111 = Input tied to Vss
 11001 = Input tied to RP25
 .
 .

00001 = Input tied to RP1 00000 = Input tied to RP0

REGISTER 11-29:	RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8⁽¹⁾
-----------------	---

bit 7							bit (
	_	—			RP16R<4:0>	>	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit t
 bit 15					KF17K54.02	-	bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0 RP17R<4:0	R/W-0	R/W-0

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP17R<4:0>:** Peripheral Output Function is Assigned to RP17 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP16R<4:0>:** Peripheral Output Function is Assigned to RP16 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-30: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—			RP19R<4:0>		
bit 15							bit 8
			D 444 0	D 444.0	DAMA	DAM 0	D 444.0
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP18R<4:0>		
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8		Peripheral Ou	•	is Assigned to	RP19 Output F	Pin bits (see Tal	ole 11-2 for
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4-0	RP18R<4:0>: Peripheral Output Function is Assigned to RP18 Output Pin bits (see Table 11-2 for peripheral function numbers)						

Note 1: This register is implemented in 44-pin devices only.

NOTES:

NOTES:

REGISTER 16-2: PxT	MR: PWM TIMER COUNT VALUE REGISTER
--------------------	------------------------------------

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTDIR				PTMR<14:8>	•		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTM	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, rea		ad as '0'	
-n = Value at POR '1'		'1' = Bit is set		0' = Bit is cleared x = Bit is unknown			nown

bit 15	PTDIR: PWM Time Base Count Direction Status bit (read-only)
	1 = PWM time base is counting down
	0 = PWM time base is counting up
bit 14-0	PTMR<14:0>: PWM Time Base Register Count Value bits

REGISTER 16-3: PxTPER: PWM TIME BASE PERIOD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTPER<14:8>	>		
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		PTPE	R<7:0>			
						bit 0
R = Readable bit		able bit U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown
	R/W-0	R/W-0 R/W-0	R/W-0 R/W-0 R/W-0 PTPE	PTPER<14:8: R/W-0 R/W-0 R/W-0 PTPER<7:0> bit W = Writable bit U = Unimpler	PTPER<14:8> R/W-0 R/W-0 R/W-0 PTPER<7:0> bit W = Writable bit U = Unimplemented bit, real	PTPER<14:8> R/W-0 R/W-0 R/W-0 R/W-0 PTPER<7:0> Description Description bit W = Writable bit U = Unimplemented bit, read as '0'

bit 15 Unimplemented: Read as '0'

bit 14-0 **PTPER<14:0>:** PWM Time Base Period Value bits

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 →0 transition) resets the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

21.0 ENHANCED CAN (ECAN™) MODULE

- **Note 1:** This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

21.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices contain up to two ECAN modules.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to input capture module (IC2 for CAN1) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

n (n = 0-15)							
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7						bit 0	
Legend:							
R = Readable bit W = Writabl		W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

REGISTER 21-17: CIRXFnEID: ECAN[™] ACCEPTANCE FILTER EXTENDED IDENTIFIER REGISTER n (n = 0-15)

EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

REGISTER 21-18: CiFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MSK<1:0>		F6MSK<1:0>		F5MSK<1:0>		F4MSK<1:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MSK<1:0>		F2MSK<1:0>		F1MSK<1:0>		F0MSK<1:0>	
bit 7							bit 0

R = Readable bit W = Writable bit U = U	Inimplemented hit read	(0)
	Unimplemented bit, read	as '0'
-n = Value at POR '1' = Bit is set '0' =	Bit is cleared	x = Bit is unknown

bit 15-14	F7MSK<1:0>: Mask Source for Filter 7 bit 11 = No mask 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask 00 = Acceptance Mask 0 registers contain mask
bit 13-12	F6MSK<1:0>: Mask Source for Filter 6 bit (same values as bit 15-14)
bit 11-10	F5MSK<1:0>: Mask Source for Filter 5 bit (same values as bit 15-14)
bit 9-8	F4MSK<1:0>: Mask Source for Filter 4 bit (same values as bit 15-14)
bit 7-6	F3MSK<1:0>: Mask Source for Filter 3 bit (same values as bit 15-14)
bit 5-4	F2MSK<1:0>: Mask Source for Filter 2 bit (same values as bit 15-14)
bit 3-2	F1MSK<1:0>: Mask Source for Filter 1 bit (same values as bit 15-14)
bit 1-0	F0MSK<1:0>: Mask Source for Filter 0 bit (same values as bit 15-14)

bit 15-0

