

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	35
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32mc304t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended with a value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 3 or MPLAB REAL ICETM.

For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- "Using MPLAB[®] ICD 3" (poster) (DS51765)
- "MPLAB[®] ICD 3 Design Advisory" (DS51764)
- *"MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide"* (DS51616)
- *"Using MPLAB[®] REAL ICE™"* (poster) (DS51749)


2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A sugaested lavout is shown in Figure 2-3. Recommendations for crystals and ceramic resonators are provided in Table 2-1 and Table 2-2, respectively.

FIGURE 2-3:

SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



Part Number	Vendor	Freq.	Load Cap.	Package Case	Frequency Tolerance	Mounting Type	Operating Temperature
ECS-40-20-4DN	ECS Inc.	4 MHz	20 pF	HC49/US	±30 ppm	TH	-40°C to +85°C
ECS-80-18-4DN	ECS Inc.	8 MHz	18 pF	HC49/US	±30 ppm	TH	-40°C to +85°C
ECS-100-18-4-DN	ECS Inc.	10 MHz	18 pF	HC49/US	±30 ppm	TH	-40°C to +85°C
ECS-200-20-4DN	ECS Inc.	20 MHz	20 pF	HC49/US	±30 ppm	TH	-40°C to +85°C
ECS-40-20-5G3XDS-TR	ECS Inc.	4 MHz	20 pF	HC49/US	±30 ppm	SM	-40°C to +125°C
ECS-80-20-5G3XDS-TR	ECS Inc.	8 MHz	20 pF	HC49/US	±30 ppm	SM	-40°C to +125°C
ECS-100-20-5G3XDS-TR	ECS Inc.	10 MHz	20 pF	HC49/US	±30 ppm	SM	-40°C to +125°C
ECS-200-20-5G3XDS-TR	ECS Inc.	20 MHz	20 pF	HC49/US	±30 ppm	SM	-40°C to 125°C
NX3225SA 20MHZ AT-W	NDK	20 MHz	8 pF	3.2 mm x 2.5 mm	±50 ppm	SM	-40°C to 125°C

TABLE 2-1: CRYSTAL RECOMMENDATIONS

Legend: TH = Through Hole

SM = Surface Mount

3.5 CPU Resources

Many useful resources related to the CPU are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

3.5.1 KEY RESOURCES

- Section 2. "CPU" (DS70204)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

File Name	Addr	r Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
C1CTRL1	0400)	-	CSIDL	ABAT	—		REQOP<2	:0>		OPMODE<2	2:0>	—	CANCAF	° —	-	WIN	0480
C1CTRL2	0402	2 —	_	_	_	-	_	_	-	-	_	_		I	DNCNT<4:	0>		0000
C1VEC	0404		_	_			FILHIT<4:	0>		—				ICODE<6:	0>			0000
C1FCTRL	0406	5	DMABS<2	:0>		-	_	_	-	-	_	_			FSA<4:0>	>		0000
C1FIFO	0408	3 —	_			FBF	P<5:0>			—	_			FNR	B<5:0>			0000
C1INTF	040A	· —	_	ТХВО	TXBP	RXBP	TXWA	R RXWAR	R EWARN	IVRIF	WAKI	F ERRII		FIFOIF	RBOVIE	RBIF	TBIF	0000
C1INTE	040C	; _	_	_	_	_	_	_	_	IVRIE	WAKI	E ERRIE	E —	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	040E				TERRO	CNT<7:0>							RERRC	NT<7:0>				0000
C1CFG1	0410) _	-	_	_	_	-	_	-	SJ	W<1:0>			BRF	P<5:0>			0000
C1CFG2	0412	2 —	WAKFIL	. —	_	-		SEG2PH<2	2:0>	SEG2PH	ITS SAM	I	SEG1PH<	2:0>		PRSEG<2:0)>	0000
C1FEN1	0414	FLTEN1	5 FLTEN1	FLTEN1	3 FLTEN12	2 FLTEN1	1 FLTEN1	10 FLTENS	9 FLTEN8	FLTEN	7 FLTEN	6 FLTEN	5 FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFFF
C1FMSKSEL1	0418	F7N	ISK<1:0>	F6M	ISK<1:0>	F5M	ISK<1:0>	F4M	ISK<1:0>	F3M	ISK<1:0>	F2M	ISK<1:0>	F1MS	SK<1:0>	F0MS	K<1:0>	0000
0	— = unir	mplemente	,	'. Reset va	INSK<1:0>	wn in hexa		F12N	/ISK<1:0>		//SK<1:0>		//SK<1:0>		SK<1:0>		K<1:0>	
Legend: -	— = unir	mplemente	d, read as '('. Reset va		wn in hexa	decimal.	F12N	/ISK<1:0>								K<1:0> Bit 0	0000 All
Legend: - TABLE 4-2 File Name	— = unir 2 2:	mplemente	d, read as 'd REGIS	. Reset va Γ ER MA	lues are sho	N C1CTI	decimal.	F12N N = 0 (F Bit 9	ISK<1:0> OR dsP Bit 8	PIC33FJ	128MC8 Bit 6	02/804	AND ds	PIC33FJ	J64MC8	02/804)	,	0000 All
Legend: - TABLE 4-2 File Name	— = unir 22: Addr 0400- 041E	ECAN1 Bit 15	d, read as '(REGIS Bit 14	⁷ . Reset va	lues are sho	N C1CTI Bit 11	decimal. RL1.WII Bit 10	F12N N = 0 (F Bit 9	ISK<1:0> OR dsP Bit 8	PIC33FJ	128MC8 Bit 6	02/804	AND ds	PIC33FJ	J64MC8	02/804)	,	All
Legend: - TABLE 4-2 File Name (C1RXFUL1	= unir 22: Addr 0400- 041E 0420	ECAN1 Bit 15	d, read as '(REGIS Bit 14	⁷ . Reset va FER MA Bit 13 RXFUL13	Iues are sho P WHEI Bit 12 RXFUL12	N C1CTI Bit 11	decimal. RL1.WII Bit 10	F12N N = 0 (F Bit 9 See RXFUL9	/ISK<1:0> FOR dsF Bit 8 e definition	PIC33FJ Bit 7 when WIN RXFUL7	128MC8 Bit 6 = x	02/804 / Bit 5	AND ds Bit 4	PIC33FJ Bit 3	Bit 2 RXFUL2	02/804) Bit 1	Bit 0	All Reset
Legend: - TABLE 4-2 File Name C1RXFUL1 C1RXFUL2	— = unir 22: Addr 0400- 041E 0420 0422	Bit 15 RXFUL15 RXFUL31	d, read as '(REGIS Bit 14 RXFUL14 RXFUL30	¹ . Reset va FER MA Bit 13 RXFUL13 RXFUL29	RXFUL12 RXFUL28	N C1CTI Bit 11 RXFUL11 RXFUL27	decimal. RL1.WII Bit 10 RXFUL10	F12N N = 0 (F Bit 9 See RXFUL9	ISK<1:0> FOR dsF Bit 8 e definition RXFUL8	PIC33FJ Bit 7 when WIN RXFUL7	128MC8 Bit 6 = x RXFUL6	02/804 / Bit 5 RXFUL5	AND ds Bit 4 RXFUL4	PIC33FJ Bit 3 RXFUL3	Bit 2 RXFUL2	02/804) Bit 1 RXFUL1	Bit 0	All Reset
Legend: - TABLE 4-2 File Name (C1RXFUL1 C1RXFUL2 C1RXOVF1	- = unir 22: Addr 0400- 041E 0420 0422 0428	RXFUL15 RXFUL31 RXOVF15	d, read as '(REGIS Bit 14 RXFUL14 RXFUL30 RXOVF14	'. Reset va FER MA Bit 13 RXFUL13 RXFUL29 RXOVF13	RXFUL12 RXFUL28 RXOVF12	N C1CTI Bit 11 RXFUL11 RXFUL27 RXOVF11	decimal. RL1.WII Bit 10 RXFUL10 RXFUL26 RXOVF10	F12N N = 0 (F Bit 9 See RXFUL9 RXFUL25 RXOVF9	ASK<1:0> FOR dsF Bit 8 e definition RXFUL8 RXFUL24 RXOVF8	Bit 7 Bit 7 When WIN RXFUL7 RXFUL23 RXOVF7	128MC8 Bit 6 = x RXFUL6 RXFUL22 RXOVF6	02/804 / Bit 5 RXFUL5 RXFUL21	AND ds Bit 4 RXFUL4 RXFUL20	PIC33FJ Bit 3 RXFUL3 RXFUL19 RXOVF3	Bit 2 RXFUL2 RXFUL18 RXOVF2	02/804) Bit 1 RXFUL1 RXFUL17	Bit 0 RXFUL0 RXFUL16 RXOVF0	All Reset
Legend: - TABLE 4-2 File Name (C1RXFUL1 C1RXFUL2 C1RXOVF1 C1RXOVF2 (- = unir 22: Addr 0400- 041E 0420 0422 0428	RXFUL15 RXFUL31 RXOVF15	d, read as '(REGIS Bit 14 RXFUL14 RXFUL30 RXOVF14	'. Reset va FER MA Bit 13 RXFUL13 RXFUL29 RXOVF13	RXFUL12 RXFUL28 RXOVF12	N C1CTI Bit 11 RXFUL11 RXFUL27 RXOVF11	decimal. RL1.WII Bit 10 RXFUL10 RXFUL26 RXOVF10	F12N N = 0 (F Bit 9 See RXFUL9 RXFUL25 RXOVF9 RXOVF25	ASK<1:0> FOR dsF Bit 8 e definition RXFUL8 RXFUL24 RXOVF8	Bit 7 Bit 7 When WIN RXFUL7 RXFUL23 RXOVF7	128MC8 Bit 6 = x RXFUL6 RXFUL22 RXOVF6	02/804 / Bit 5 RXFUL5 RXFUL21 RXOVF5	AND ds Bit 4 RXFUL4 RXFUL20 RXOVF4	PIC33FJ Bit 3 RXFUL3 RXFUL19 RXOVF3	Bit 2 RXFUL2 RXFUL18 RXOVF2	02/804) Bit 1 RXFUL1 RXFUL17 RXOVF1 RXOVF17	Bit 0 RXFUL0 RXFUL16 RXOVF0	All Reset
Legend: - TABLE 4-2 File Name (C1RXFUL1 C1RXFUL2 C1RXOVF1 C1RXOVF2 C1RXOVF2 C1TR01CON	- = unir 22: Addr 0400- 041E 0420 0422 0428 0428	ECAN1 Bit 15 RXFUL15 RXFUL31 RXOVF15 RXOVF31	d, read as '(REGIS Bit 14 RXFUL14 RXFUL30 RXOVF14 RXOVF30	RXFUL13 RXFUL29 RXOVF13 RXOVF29	RXFUL12 RXFUL28 RXOVF12 RXOVF28	N C1CT Bit 11 RXFUL11 RXFUL27 RXOVF11 RXOVF27	decimal. RL1.WII Bit 10 RXFUL10 RXFUL26 RXOVF10 RXOVF26	F12N N = 0 (F Bit 9 RXFUL9 RXFUL25 RXOVF9 RXOVF25 TX1PF	ASK<1:0> FOR dsF Bit 8 e definition RXFUL8 RXFUL24 RXOVF8 RXOVF24	PIC33FJ Bit 7 when WIN RXFUL7 RXFUL23 RXOVF7 RXOVF23	128MC8 Bit 6 = x RXFUL6 RXFUL22 RXOVF6 RXOVF22	02/804 Bit 5 RXFUL5 RXFUL21 RXOVF5 RXOVF21	AND ds Bit 4 RXFUL4 RXFUL20 RXOVF4 RXOVF20	RXFUL3 RXFUL3 RXFUL19 RXOVF3 RXOVF19	RXFUL2 RXFUL18 RXOVF2 RXOVF18	02/804) Bit 1 RXFUL1 RXFUL17 RXOVF1 RXOVF17 TX0PF	Bit 0 RXFUL0 RXFUL16 RXOVF0 RXOVF16	All Reset
Legend: - TABLE 4-2 File Name C1RXFUL1 C1RXFUL2 C1RXOVF1 C1RXOVF2 C1RXOVF2 C1TR01CON C1TR23CON	- = unir 22: Addr 0400- 041E 0420 0422 0428 0428 042A 0430	ECAN1 Bit 15 RXFUL15 RXFUL31 RXOVF15 RXOVF31 TXEN1	d, read as ¹ REGIS Bit 14 RXFUL14 RXFUL30 RXOVF14 RXOVF30 TXABT1	RXFUL13 RXFUL13 RXFUL29 RXOVF13 RXOVF29 TXLARB1	RXFUL12 RXFUL12 RXFUL28 RXOVF12 RXOVF28 TXERR1	N C1CTI Bit 11 RXFUL11 RXFUL27 RXOVF11 RXOVF27 TXREQ1	decimal. RL1.WII Bit 10 RXFUL10 RXFUL26 RXOVF10 RXOVF26 RTREN1	F12N N = 0 (F Bit 9 RXFUL9 RXFUL25 RXOVF25 TX1PF TX3PF	ASK<1:0> FOR dsF Bit 8 e definition RXFUL8 RXFUL24 RXOVF8 RXOVF24 RXOVF24 RXOVF24	PIC33FJ Bit 7 when WIN RXFUL7 RXFUL23 RXOVF7 RXOVF23 TXEN0	128MC8 Bit 6 = x RXFUL6 RXFUL22 RXOVF6 RXOVF22 TXABT0	02/804 Bit 5 RXFUL5 RXFUL21 RXOVF5 RXOVF21 TXLARB0	AND ds Bit 4 RXFUL4 RXFUL20 RXOVF4 RXOVF20 TXERR0	PIC33FJ Bit 3 RXFUL3 RXFUL19 RXOVF3 RXOVF19 TXREQ0	RXFUL2 RXFUL2 RXFUL18 RXOVF2 RXOVF18 RTREN0	02/804) Bit 1 RXFUL1 RXFUL17 RXOVF1 RXOVF17 TX0PF TX2PF	Bit 0 RXFUL0 RXFUL16 RXOVF0 RXOVF16 RXOVF16	All Reset
Legend: - TABLE 4-2 File Name C1RXFUL1 C1RXFUL2 C1RXOVF1 C1RXOVF2 C1TR01CON C1TR23CON C1TR45CON	- = unir 22: Addr 0400- 041E 0420 0422 0428 0428 0428 0423 0423	Bit 15 Bit 15 RXFUL15 RXFUL31 RXOVF15 RXOVF31 TXEN1 TXEN3	d, read as ¹ REGIS Bit 14 RXFUL14 RXFUL30 RXOVF14 RXOVF30 TXABT1 TXABT3	RXFUL13 RXFUL13 RXFUL29 RXOVF13 RXOVF29 TXLARB1 TXLARB3	RXFUL12 RXFUL12 RXFUL28 RXOVF12 RXOVF28 TXERR1 TXERR3	N C1CT Bit 11 RXFUL11 RXFUL27 RXOVF11 RXOVF27 TXREQ1 TXREQ3	decimal. RL1.WII Bit 10 RXFUL10 RXFUL26 RXOVF10 RXOVF26 RTREN1 RTREN3	F12N N = 0 (F Bit 9 See RXFUL9 RXFUL25 RXOVF9 RXOVF25 TX1PF TX3PF TX5PF	ASK<1:0> FOR dsF Bit 8 e definition RXFUL8 RXFUL24 RXOVF8 RXOVF24 RXOVF24 RXOVF24 RXOVF24 RXOVF24	PIC33FJ Bit 7 when WIN RXFUL7 RXFUL23 RXOVF7 RXOVF23 TXEN0 TXEN2	128MC8 Bit 6 = x RXFUL6 RXFUL22 RXOVF6 RXOVF22 TXABT0 TXABT2	02/804 Bit 5 RXFUL5 RXFUL21 RXOVF5 RXOVF21 TXLARB0 TXLARB2	AND ds Bit 4 RXFUL4 RXFUL20 RXOVF4 RXOVF20 TXERR0 TXERR2	PIC33FJ Bit 3 RXFUL3 RXFUL19 RXOVF3 RXOVF19 TXREQ0 TXREQ2	RXFUL2 RXFUL2 RXFUL18 RXOVF18 RTREN0 RTREN2	02/804) Bit 1 RXFUL1 RXFUL17 RXOVF1 RXOVF17 TX0PF TX2PF TX4PF	Bit 0 RXFUL0 RXFUL16 RXOVF16 RXOVF16 RXOVF16 RX1:0>	All Reset
Legend: - TABLE 4-2 File Name (1) C1RXFUL1 (2) C1RXFUL2 (2) C1RXOVF1 (2) C1RXOVF2 (2) C1TR01CON (2) C1TR45CON (2) C1TR67CON (2)	- = unir 22: Addr 0400- 041E 0420 0422 0428 0428 0428 0430 0432 0434	ECAN1 Bit 15 RXFUL15 RXFUL31 RXOVF15 RXOVF31 TXEN1 TXEN3 TXEN5	d, read as '(REGIS Bit 14 RXFUL14 RXFUL30 RXOVF14 RXOVF30 TXABT1 TXABT3 TXABT5	CER MA Bit 13 RXFUL13 RXFUL29 RXOVF13 RXOVF29 TXLARB1 TXLARB3 TXLARB5	RXFUL12 RXFUL12 RXFUL28 RXOVF12 RXOVF28 TXERR1 TXERR3 TXERR5	RXFUL11 RXFUL11 RXFUL27 RXOVF11 RXOVF27 TXREQ1 TXREQ3 TXREQ5	decimal. RL1.WII Bit 10 RXFUL10 RXFUL26 RXOVF10 RXOVF26 RTREN1 RTREN3 RTREN5	F12N N = 0 (F Bit 9 See RXFUL9 RXFUL25 RXOVF9 RXOVF25 TX1PF TX3PF TX5PF	ASK<1:0> FOR dsF Bit 8 e definition RXFUL8 RXFUL24 RXOVF8 RXOVF8 RXOVF24 RXOVF24 RI<1:0> RI<1:0>	PIC33FJ Bit 7 when WIN RXFUL7 RXFUL23 RXOVF7 RXOVF23 TXEN0 TXEN2 TXEN4 TXEN4	128MC8 Bit 6 = x RXFUL6 RXFUL22 RXOVF6 RXOVF22 TXABT0 TXABT2 TXABT4	02/804 Bit 5 RXFUL5 RXFUL21 RXOVF5 RXOVF21 TXLARB0 TXLARB2 TXLARB4	AND ds Bit 4 RXFUL4 RXFUL20 RXOVF4 RXOVF20 TXERR0 TXERR2 TXERR4	PIC33FJ Bit 3 RXFUL3 RXFUL19 RXOVF3 RXOVF19 TXREQ0 TXREQ2 TXREQ4	Bit 2 RXFUL2 RXFUL18 RXOVF2 RXOVF18 RTREN0 RTREN2 RTREN4	02/804) Bit 1 RXFUL1 RXFUL17 RXOVF1 RXOVF17 TX0PF TX2PF TX4PF	Bit 0 RXFUL0 RXFUL16 RXOVF0 RXOVF16 RXOVF16 RI<1:0> RI<1:0>	All Rese 0000 0000 0000 0000 0000 0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

TABLE 4	-37:	SECUF		GISTER	MAP F	OR dsF	IC33FJ	128MC	204/804	AND d	sPIC33F	J64MC2	04/804	ONLY				
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
BSRAM	0750	_	—	—	_	—	_	_	_	_	_	—	—		IW_BSR	IR_BSR	RL_BSR	0000
SSRAM	0752	_	_	_	—	_	_	_	_	_	_	_	_		IW_SSR	IR_SSR	RL_SSR	0000
Legend: TABLE 4			on Reset, -	·	emented, re	ad as '0'.								-				
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	—	—	-	—	-	—	ERASE	_	—		NVM	OP<3:0>		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'.

TABLE 4-39: PMD REGISTER MAP

0766

NVMKEY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWM1MD	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_	C1MD	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	_	_	_	_	IC2MD	IC1MD	_	_	_	_	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	_	_	_	_	_	CMPMD	RTCCMD	PMPMD	CRCMD	DAC1MD	QEI2MD	PWM2MD	_		_	_	0000

_

NVMKEY<7:0>

Legend: x = unknown value on Reset, — = unimplemented, read as '0'.

0000

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
_	—	—	_	—		DMA4IP<2:0>		
bit 15							bit	
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
0-0	R/W-1	PMPIP<2:0>	K/W-U	0-0	0-0	0-0	0-0	
 bit 7		FINIFIF \2.0>		_	_		bit	
							DIL	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value a	t POR	'1' = Bit is set	t i i i i i i i i i i i i i i i i i i i	'0' = Bit is cle				
bit 10-8	111 = Interr • • 001 = Interr	0>: DMA Chanr upt is priority 7 (upt is priority 1 upt source is dis	highest priorit	•	interrupt Priori	ty dits		
bit 7	Unimpleme	nted: Read as	0'					
bit 6-4	111 = Interr • •	Parallel Master upt is priority 7 (upt is priority 1						

REGISTER 7-25: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

bit 3-0 Unimplemented: Read as '0'

U-0		B / · · · ·	B 4		- <i>a</i> · · · ·		
	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		CRCIP<2:0>				U2EIP<2:0>	
bit 15							bi
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		U1EIP<2:0>			—	—	—
bit 7							bi
Legend:							
R = Readabl	e bit	W = Writable t	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 11 bit 10-8	• • 001 = Interr 000 = Interr Unimpleme U2EIP<2:0>	rupt is priority 7 (h rupt is priority 1 rupt source is disa ented: Read as '0 >: UART2 Error Ir rupt is priority 7 (h	abled , [,]	ity bits			
	•			,			
hit 7	000 = Interr	upt is priority 1 upt source is disa					
bit 7 bit 6-4	000 = Interr Unimpleme U1EIP<2:0> 111 = Interr • • 001 = Interr		, [,] nterrupt Prior nighest priorit	•			

....

7.6 Interrupt Setup Procedures

7.6.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level depends on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.6.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development tool suite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program re-enters the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.6.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.6.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the ${\tt POP}$ instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

NOTES:

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER	11-4: RPINF	R4: PERIPHEI	RAL PIN SE	ELECT INPU	T REGISTER	4			
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—	—	_			T5CKR<4:0	>			
bit 15		·					bit		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
_	_	_			T4CKR<4:0	>			
bit 7							bit (
Legend:									
R = Readabl	le bit	W = Writable	oit	U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown		
	11001 = Inpo • • • • • •	ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0							
bit 7-5	Unimplemer	nted: Read as ')'						
bit 4-0	11111 = Inpu 11001 = Inpu •	 Assign Timera ut tied to Vss ut tied to RP25 	t External Cl	ock (T4CK) to t	the correspond	ling RPn pin			
		ut tied to RP1							

00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_	_			QEB1R<4:0>		
bit 15	•						bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—			QEA1R<4:0>		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable			oit	U = Unimplen	l as '0'		
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as ')'				
bit 12-8	QEB1R<4:0>	: Assign B (QE	B1) to the co	rresponding pir	I		
	11111 = Inp u						
	11001 = Inpu	ut tied to RP25					
	•						
	•						
•							
	•						
	• 00001 = Inpu						
hit 7 E	00000 = Inp u	ut tied to RP0	\ `				
	00000 = Inpu Unimplemen	ut tied to RP0 Ited: Read as '0					
bit 7-5 bit 4-0	00000 = Inpu Unimplemen QEA1R<4:0>	ut tied to RP0 Ited: Read as '(-: Assign A (QE		rresponding pir	1		
	00000 = Inpu Unimplemen QEA1R<4:0> 11111 = Inpu	ut tied to RP0 Ited: Read as '(Assign A (QE) It tied to Vss		rresponding pir	I		
bit 7-5 bit 4-0	00000 = Inpu Unimplemen QEA1R<4:0> 11111 = Inpu	ut tied to RP0 Ited: Read as '(-: Assign A (QE		rresponding pir	I		

00001 = Input tied to RP1

00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_			QEB2R<4:0>	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_			QEA2R<4:0	>	
bit 7							bit C
Legend:	1. 1.1		1.11				
R = Readab		W = Writable		•	mented bit, rea		
-n = Value a	IT POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15-13 bit 12-8	QEB2R<4:0 11111 = Inp	nted: Read as >: Assign B (Q out tied to Vss out tied to RP25	EB2) to the co	rresponding pi	n		
		out tied to RP1 out tied to RP0					
bit 7-5	Unimpleme	nted: Read as	'0'				
oit 4-0		>: Assign A (Q	EA2) to the co	rresponding pi	n		
		out tied to Vss out tied to RP25					
	•						

- -_ ----

> 00001 = Input tied to RP1 00000 = Input tied to RP0

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER 11-15: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

	-			-					
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
_	_	_			U2CTSR<4:	0>			
bit 15							bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
0-0	0-0	0-0	FX/ VV- I	N/W-1	U2RXR<4:0				
bit 7		_			0211/11/54.0	12	bit (
							Dit C		
Legend:									
R = Readabl	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown		
	•	ut tied to RP25							
		ut tied to RP1 ut tied to RP0							
bit 7-5	Unimpleme	nted: Read as '	0'						
bit 4-0	U2RXR<4:0	>: Assign UAR	T2 Receive (U2	2RX) to the cor	responding R	Pn pin			
		ut tied to Vss ut tied to RP25							
	•								
	•								
		ut tied to RP1 ut tied to RP0							

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER 21-22: CiRXFUL1: ECAN™ RECEIVE BUFFER FULL REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0
bit 7							bit 0
Legend:		C = Writable b	oit, but only '0'	can be writter	n to clear the bit		
R = Readable bit W = Writable bit U = Un			U = Unimpler	mented bit, read	as '0'		

'0' = Bit is cleared

x = Bit is unknown

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

'1' = Bit is set

0 = Buffer is empty

-n = Value at POR

REGISTER 21-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 **RXFUL<31:16>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

21.6 ECAN Message Buffers

ECAN Message Buffers are part of DMA RAM memory. They are not ECAN special function registers. The user application must directly write into the DMA RAM area that is configured for ECAN Message Buffers. The location and size of the buffer area is defined by the user application.

BUFFER 21-1: ECAN™ MESSAGE BUFFER WORD 0

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	_	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID5 | SID4 | SID3 | SID2 | SID1 | SID0 | SRR | IDE |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-2	SID<10:0>: Standard Identifier bits
bit 1	SRR: Substitute Remote Request bit
	 1 = Message will request remote transmission
	0 = Normal message
bit 0	IDE: Extended Identifier bit
	1 = Message will transmit extended identifier
	0 = Message will transmit standard identifier

BUFFER 21-2: ECAN™ MESSAGE BUFFER WORD 1

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
—	—	_	—	EID17	EID16	EID15	EID14
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID13 | EID12 | EID11 | EID10 | EID9 | EID8 | EID7 | EID6 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER 22-5: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	—		—	CH123N	NB<1:0>	CH123SB
bit 15				-			bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	—		—	CH123N	VA<1:0>	CH123SA
bit 7				•			bit 0
Legend:							
R = Readable b	oit	W = Writable b	oit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			

bit 15-11 Unimplemented: Read as '0'

bit 10-9

CH123NB<1:0>: Channel 1, 2, 3 Negative Input Select for Sample B bits dsPIC33FJ32MC302, dsPIC33FJ64MC202/802 and dsPIC33FJ128MC202/802 devices only: If AD12B = 1: 11 = Reconved

- 11 = Reserved 10 = Reserved
- 01 = Reserved 00 = Reserved

If AD12B = 0:

11 = Reserved 10 = Reserved 01 = CH1, CH2, CH3 negative input is VREF-00 = CH1, CH2, CH3 negative input is VREF-

dsPIC33FJ32MC304, dsPIC33FJ64MC204/804 and dsPIC33FJ128MC204/804 devices only:

If AD12B = 1: 11 = Reserved 10 = Reserved 01 = Reserved 00 = Reserved

If AD12B = 0:

11 = Reserved

10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8

01 = CH1, CH2, CH3 negative input is VREF-00 = CH1, CH2, CH3 negative input is VREF-

00

bit 8

CH123SB: Channel 1, 2, 3 Positive Input Select for Sample B bit <u>If AD12B = 1:</u> 1 = Reserved

0 = Reserved

If AD12B = 0:

1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5

0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

bit 7-3 Unimplemented: Read as '0'

24.1 Comparator Resources

Many useful resources related to Comparators are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwprod- ucts/Devices.aspx?dDoc- Name=en532315

24.1.1 KEY RESOURCES

- Section 34. "Comparators" (DS70212)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

25.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

25.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired timer register pair (see Table 25-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 25-1:	RTCVAL	REGISTER	MAPPING
-------------	--------	----------	---------

RTCPTR	RTCC Value Re	egister Window
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>
00	MINUTES	SECONDS
01	WEEKDAY	HOURS
10	MONTH	DAY
11	—	YEAR

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 25-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

TABLE 25-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
00	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	—	—			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

25.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 25-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 25-1.

EXAMPLE 25-1: SETTING THE RTCWREN BIT

MOV	#NVMKEY, W1	;move the address of NVMKEY into W1
MOV	#0x55, W2	
MOV	#0xAA, W3	
MOV	W2, [W1]	;start 55/AA sequence
MOV	W3, [W1]	
BSET	RCFGCAL, #13	;set the RTCWREN bit

27.2 PMP Control Registers

PMPEN - PSIDL ADRMUX1 ⁽¹⁾ ADRMUX0 ⁽¹⁾ PTBEN PTWREN PTWREN PTWREN bit 15 - PSIDL ADRMUX1 ⁽¹⁾ ADRMUX0 ⁽¹⁾ PTWREN	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15 bit 8 bit 9 bit 9 bit 8 bit 9 bit 9 bit 8 bit 9 bit 8 bit 9 bit 9 bit 8 bit 9 bit 9 bit 9 bit 8 bit 9		0-0					_	
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CSF1 CSF0 ALP ⁽²⁾ - CS1P ⁽²⁾ BEP WRSP RDSP bit 7 bit 0 bit 0 bit 0 bit 0 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			FSIDL	ADRINUX IV	ADRIVIOAU()	FIDEEN	FIVKEN	
CSF1 CSF0 ALP ⁽²⁾ - CS1P ⁽²⁾ BEP WRSP RDSP bit 7 bit 0 bit 0 bit 0 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'	DIL 15							DILO
CSF1 CSF0 ALP ⁽²⁾ - CS1P ⁽²⁾ BEP WRSP RDSP bit 7 bit 0 bit 0 bit 0 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7 bit 0 Lagend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PMPEN: Parallel Master Port Enable bit 1 = PMP disabled, no off-chip access performed bit 14 Unimplemented: Read as '0' bit 13 PSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation when device enters Idle mode 0 = Continue module operation when device enters Idle mode 0 = Continue module operation when device on PMD<7:0> pins, upper 3 bits are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed on PMA-10:8> 00 = Address and data appear on separate pins bit 10 PTBEEN: Byte Enable Port Enable bit (16-bit Master mode) 1 = PMBE port disabled bit 9 PTWREN: Write Enable Strobe Port Enable bit 1 = PMKD/PMENB port disabled bit 8 PTRDEN: Read/Write Strobe Port Enable bit 1 = PMRD/PMENB port disabled bit 8 PTRDEN: Read/Write Strobe Port Enable bit 1 = PMRD/PMWR port disabled bit 7-6 CSF1:CSF0: Chip Select Function bits 11 = Reserved 10 = PMED functions as chip select 0 = PMCD/FMWR port disabled bit 7-6 CSF1:CSF0: Chip Select Function bits 11 = Reserved 10 = PMCS1 functions as address bit 14 bit 5 ALP: Address Latch Polarity bit ⁽²⁾ 1 = Active-low (PMALL and PMALH) 0 = Active-low (PMALL and PMALH) 0 = Active-low (PMALL and PMALH) 0 = Active-ling (<u>CMCS1/PMCS1</u>)	_	-		_		-		
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PMPEN: Parallel Master Port Enable bit 1 = PIMP enabled 0 = PIMP disabled, no off-chip access performed bit 14 Unimplemented: Read as '0' 1 = Discontinue module operation when device enters lole mode 0 = Continue module operation in lole mode bit 13 PSIDL: Stop in Idle Mode bit 1 = Discontinue module operation in lole mode 0 = Continue module operation in lole mode bit 12-11 ADRMUX1:ADRMUX0: Address/Data Multiplexing Selection bits ⁽¹⁾ 11 = Reserved 0 = All 16 bits of address are multiplexed on PMD<7:0> pins 0 = All 16 bits of address are multiplexed on PMD<7:0.0							-	bit 0
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PMPEN: Parallel Master Port Enable bit 1 = PIMP enabled 0 = PIMP disabled, no off-chip access performed bit 14 Unimplemented: Read as '0' 1 = Discontinue module operation when device enters lole mode 0 = Continue module operation in lole mode bit 13 PSIDL: Stop in Idle Mode bit 1 = Discontinue module operation in lole mode 0 = Continue module operation in lole mode bit 12-11 ADRMUX1:ADRMUX0: Address/Data Multiplexing Selection bits ⁽¹⁾ 11 = Reserved 0 = All 16 bits of address are multiplexed on PMD<7:0> pins 0 = All 16 bits of address are multiplexed on PMD<7:0.0								
 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PMPPN: Parallel Master Port Enable bit 1 = PMP enabled 0 = PMP disabled, no off-chip access performed bit 14 Unimplemented: Read as '0' bit 13 PSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12-11 ADRMUX1:ADRMUX0: Address/Data Multiplexing Selection bits ⁽¹⁾ 1 = Reserved 0 = All fo bits of address are multiplexed on PMD<7:0> pins 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed on PMA<10:8> 00 = Address and data appear on separate pins bit 10 PTBEEN: Byte Enable Port Enable bit (16-bit Master mode) 1 = PMBE port enabled 0 = PMBE port enabled 0 = PMBE port enabled 0 = PMBE port disabled 0 = PMBE port disabled 0 = PMWR/PMENB port enabled 0 = PMWR/PMENB port disabled bit 8 PTRDEN: Read/Write Strobe Port Enable bit 1 = PMRD/PMWR port disabled 0 = PMRD/PMWR port disabled 0 = PMCS1 functions as chip select 0x = Chive-hiph (PMALL and PMALH) 0 =	Legend:							
bit 15 PMPEN: Parallel Master Port Enable bit 1 = PMP enabled 0 = PMP disabled, no off-chip access performed bit 14 Unimplemented: Read as '0' bit 13 PSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12-11 ADRMUX0: Address/Data Multiplexing Selection bits ⁽¹⁾ 11 = Reserved 10 = All 16 bits of address are multiplexed on PMD<7:0> pins 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed on PMA<10:8> 00 = Address and data appear on separate pins bit 10 PTBEEN: Byte Enable Port Enable bit (16-bit Master mode) 1 = PMBE port enabled 0 = PMBE port disabled bit 9 PTWREN: Write Enable Strobe Port Enable bit 1 = PMWR/PMENB port disabled bit 8 PTRDEN: Read/Write Strobe Port Enable bit 1 = PMRD/PMWR port disabled bit 7-6 CSF1:CSF0: Chip Select Function bits 11 = Reserved 10 = PMCS1 functions as chip select 0x = PMCS1 functions as chip select 0x = PMCS1 functions as address bit 14 bit 5 ALP: Address Latch Polarity bit ⁽²⁾ 1 = Active-high (PMALL and PMALH) 0 = Active-log N(PMCS1)	R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
 1 = PMP enabled 0 = PMP disabled, no off-chip access performed bit 14 Unimplemented: Read as '0' bit 13 PSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12-11 ADRMUX1:ADRMUX0: Address/Data Multiplexing Selection bits⁽¹⁾ 1 = Reserved 10 = All 16 bits of address are multiplexed on PMD<7:0> pins 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed on PMA<10:8> 00 = Address and data appear on separate pins bit 10 PTBEEN: Byte Enable Port Enable bit (16-bit Master mode) 1 = PMWR/PMENB port enabled 0 = PMWE port disabled bit 9 PTWREN: Write Enable Strobe Port Enable bit 1 = PMWR/PMENB port enabled 0 = PMWR/PMENB port disabled bit 8 PTRDEN: Read/Write Strobe Port Enable bit 1 = PMRD/PMWR port disabled bit 7-6 CSF1:CSF0: Chip Select Function bits 11 = Reserved 10 = PMCS1 functions as chip select we FMCS1 functions as address bit 14 bit 5 ALP: Address Latch Polarity bit⁽²⁾ 1 = Active-high (PMALL and PMALH) 0 = Active-low (PMALL and PMALH) bit 3 CSIP: Chip Select 1 Polarity bit⁽²⁾ 1 = Active-high (PMS1/PMALF) 	-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 13 PSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12:11 ADRMUX1:ADRMUX0: Address/Data Multiplexing Selection bits ⁽¹⁾ 11 = Reserved 10 = All 16 bits of address are multiplexed on PMD<7:0> pins 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed on PMA<10:8> 00 = Address and data appear on separate pins bit 10 PTBEEN: Byte Enable Port Enable bit (16-bit Master mode) 1 = PMBE port enabled 0 = PMBE port disabled bit 9 PTWREN: Write Enable Strobe Port Enable bit 1 = PMWR/PMENB port enabled 0 = PMWR/PMENB port enabled 0 = PMWR/PMENB port enabled bit 8 PTRDEN: Read/Write Strobe Port Enable bit 1 = PMRD/PMWR port enabled 0 = PMRD/PMWR port disabled bit 7-6 CSF1:CSF0: Chip Select Function bits 11 = Reserved 10 = PMCS1 functions as chip select 0x = PMCS1 functions as address bit 14 bit 5 ALP: Address Latch Polarity bit ⁽²⁾ 1 = Active-high (PMALL and PMALH) 0 = Active-high (PMALL and PMALH) 0 = Active-high (PMCS1/PMCS1)	bit 15	1 = PMP ena	abled		ormed			
 1 = Discontinue module operation when device enters Idle mode Continue module operation in Idle mode Continue module operation in Idle mode bit 12-11 ADRMUX1:ADRMUX0: Address/Data Multiplexing Selection bits⁽¹⁾ 1 = Reserved AI 6 bits of address are multiplexed on PMD<7:0> pins AI 16 bits of address are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed on PMA<10:8> 	bit 14	Unimplemen	ted: Read as '	0'				
 0 = Continue module operation in Idle mode bit 12-11 ADRMUX1:ADRMUX0: Address/Data Multiplexing Selection bits⁽¹⁾ 11 = Reserved 10 = All 16 bits of address are multiplexed on PMD<7:0> pins 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed on PMA<10:8> 00 = Address and data appear on separate pins bit 10 PTBEEN: Byte Enable Port Enable bit (16-bit Master mode) 1 = PMBE port enabled 0 = PMBE port disabled bit 9 PTWREN: Write Enable Strobe Port Enable bit 1 = PMWR/PMENB port enabled 0 = PMWR/PMENB port enabled 0 = PMRD/PMWR port disabled bit 8 PTRDEN: Read/Write Strobe Port Enable bit 1 = PMRD/PMWR port enabled 0 = PMRD/PMWR port disabled bit 7-6 CSF1: CSF0: Chip Select Function bits 11 = Reserved 10 = PMCS1 functions as chip select 0x = PMCS1 functions as address bit 14 bit 5 ALP: Address Latch Polarity bit⁽²⁾ 1 = Active-high (PMALL and PMALH) 0 = Active-low (PMALL and PMALH) 0 = Active-low (PMALL and PMALH) 0 = Active-low (PMALL and PMALH) 	bit 13	PSIDL: Stop	in Idle Mode bi	t				
11 = Reserved 10 = All 16 bits of address are multiplexed on PMD<7:0> pins 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed on PMA<10:8> 00 = Address and data appear on separate pins bit 10 PTBEEN: Byte Enable Port Enable bit (16-bit Master mode) 1 = PMBE port enabled 0 = PMBE port disabled bit 9 PTWREN: Write Enable Strobe Port Enable bit 1 = PMWR/PMENB port enabled 0 = PMWRP/PMENB port enabled 0 = PMWR/PMENB port enabled 0 = PMWRP/PMENB port disabled bit 8 PTRDEN: Read/Write Strobe Port Enable bit 1 = PMRD/PMWR port disabled 1 = PMRD/PMWR port disabled bit 7-6 CSF1:CSF0: Chip Select Function bits 11 = Reserved 10 = PMCS1 functions as chip select 0x = PMCS1 functions as address bit 14 bit 5 bit 5 ALP: Address Latch Polarity bit ⁽²⁾ 1 = Active-high (PMALL and PMALH) 0 = Active-low (PMALL and PMALH) 0 = Active-low (PMALL and PMALH) 0 = Active-low (PMALL and PMALH)						e mode		
10 = All 16 bits of address are multiplexed on PMD<7:0> pins 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed on PMA<10:8> 00 = Address and data appear on separate pins bit 10 PTBEEN: Byte Enable Port Enable bit (16-bit Master mode) 1 = PMBE port enabled 0 = PMBE port disabled bit 9 PTWREN: Write Enable Strobe Port Enable bit 1 = PMWR/PMENB port enabled 0 = PMWR/PMENB port enabled 0 = PMWR/PMENB port enabled 0 = PMWR/PMENB port enabled 0 = PMRD/PMWR port disabled 1 = PMRD/PMWR port disabled bit 8 PTRDEN: Read/Write Strobe Port Enable bit 1 = PMRD/PMWR port disabled 0 = PMRD/PMWR port disabled bit 7-6 CSF1:CSF0: Chip Select Function bits 1 = Reserved 10 = PMCS1 functions as chip select 0 x = PMCS1 functions as address bit 14 bit 5 bit 5 ALP: Address Latch Polarity bit ⁽²⁾ 1 = Active-high (PMALL and PMALH) 0 = Active-log (PMALL and PMALH) 0 = X1P: Chip Select 1 Polarity bit ⁽²⁾ 1 = Active-log (PMALL and PMALH)	bit 12-11	ADRMUX1:A	DRMUX0: Add	dress/Data Mul	tiplexing Select	ion bits ⁽¹⁾		
1 = PMBE port enabled 0 = PMBE port disabled bit 9 PTWREN: Write Enable Strobe Port Enable bit 1 = PMWR/PMENB port enabled 0 = PMWR/PMENB port disabled bit 8 PTRDEN: Read/Write Strobe Port Enable bit 1 = PMRD/PMWR port disabled bit 7-6 CSF1:CSF0: Chip Select Function bits 1 = Reserved 10 = PMCS1 functions as chip select 0x = PMCS1 functions as address bit 14 bit 5 ALP: Address Latch Polarity bit ⁽²⁾ 1 = Active-high (PMALL and PMALH) 0 = Active-low (PMALL and PMALH) 0 = Active-low (PMALL and PMALH) 1 = Active-high (PMCS1/PMCS1)		 10 = All 16 bits of address are multiplexed on PMD<7:0> pins 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed on PMA<10:8> 						
bit 9PTWREN: Write Enable Strobe Port Enable bit1 = PMWR/PMENB port enabled 0 = PMWR/PMENB port disabledbit 8PTRDEN: Read/Write Strobe Port Enable bit 1 = PMRD/PMWR port enabled 0 = PMRD/PMWR port disabledbit 7-6CSF1:CSF0: Chip Select Function bits 11 = Reserved 10 = PMCS1 functions as chip select 0x = PMCS1 functions as address bit 14bit 5ALP: Address Latch Polarity bit ⁽²⁾ 1 = Active-high (PMALL and PMALH) 0 = Active-low (PMALL and PMALH) 1 = Active-high (PMCS1 / PMALF)bit 4Unimplemented: Read as '0'bit 3CS1P: Chip Select 1 Polarity bit ⁽²⁾ 1 = Active-high (PMCS1/PMCS1)	bit 10	1 = PMBE po	ort enabled	Enable bit (16-	-bit Master mod	le)		
bit 8PTRDEN: Read/Write Strobe Port Enable bit 1 = PMRD/PMWR port enabled 0 = PMRD/PMWR port disabledbit 7-6CSF1:CSF0: Chip Select Function bits 11 = Reserved 10 = PMCS1 functions as chip select 0x = PMCS1 functions as address bit 14bit 5ALP: Address Latch Polarity bit ⁽²⁾ 1 = Active-high (PMALL and PMALH) 0 = Active-low (PMALL and PMALH) bit 3bit 4Unimplemented: Read as '0' 1 = Active-high (PMCS1/PMCS1)	bit 9	PTWREN: Write Enable Strobe Port Enable bit 1 = PMWR/PMENB port enabled						
11 = Reserved 10 = PMCS1 functions as chip select 0x = PMCS1 functions as address bit 14 bit 5 ALP: Address Latch Polarity bit ⁽²⁾ 1 = Active-high (PMALL and PMALH) 0 = Active-low (PMALL and PMALH) bit 4 Unimplemented: Read as '0' bit 3 CS1P: Chip Select 1 Polarity bit ⁽²⁾ 1 = Active-high (PMCS1/PMCS1)	bit 8	PTRDEN: Read/Write Strobe Port Enable bit 1 = PMRD/ <u>PMWR</u> port enabled						
 1 = Active-high (PMALL and PMALH) 0 = Active-low (PMALL and PMALH) bit 4 Unimplemented: Read as '0' bit 3 CS1P: Chip Select 1 Polarity bit⁽²⁾ 1 = Active-high (PMCS1/PMCS1) 	bit 7-6	CSF1:CSF0: Chip Select Function bits 11 = Reserved 10 = PMCS1 functions as chip select						
bit 3 CS1P: Chip Select 1 Polarity bit ⁽²⁾ 1 = Active-high (PMCS1/PMCS1)	bit 5	1 = Active-high (PMALL and PMALH)						
1 = Active-high (PMCS1/PMCS1)	bit 4	Unimplemen	ted: Read as '	0'				
	bit 3			•				

REGISTER 27-1: PMCON: PARALLEL PORT CONTROL REGISTER

Note 1: 28-pin devices do not have PMA<10:2>.

2: These bits have no effect when their corresponding pins are used as address lines.

TABLE 28-3: CODE FLASH SECURITY SEGMENT SIZES FOR 32 KB DEVICES

CONFIG BITS	BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	BSS<2:0> = x00 8K
SSS<2:0> = x11 0K	VS = 256 IW 000000h 0001FEh 000200h 0007FEh 000800h 001FFEh 002000h 003FFEh 004000h 0057FEh	VS = 256 IW 000000h BS = 768 IW 000200h 0007FEh 000800h 001FFEh 000800h 001FFEh 002000h 002000h 003FFEh 004000h 003FFEh 004000h 0057FEh	VS = 256 IW 000000h BS = 3840 IW 000200h 0007FEh 000800h 001FFEh 00200h 001FFEh 00200h 003FFEh 00200h 003FFEh 004000h 0057FEh 004000h	VS = 256 IW 000000h 0001FEh 000200h 0007FEh 000800h 001FFEh 00200h GS = 3072 IW 03FFEh 00400h 0057FEh
	0157FEh	0157FEh	0157FEh	0157FEh

TABLE 31-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

				0V to 3.6V ≤+ 85°C for Industrial ≤+125°C for Extended			
Param No.	Symbol	Min	Тур ⁽¹⁾	Max	Units	Conditions	
Operati	ng Voltag	6					
DC10	Supply V	/oltage					
	Vdd		3.0	_	3.6	V	Industrial and Extended
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	_	_	V	—
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	_	Vss	V	_
DC17	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.03	_	—	V/ms	0-3.0V in 0.1s

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.