



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	21
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64mc202-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

8: <i>A</i>	ADC1 R	EGIST	ER MA	P FOR de	SPIC33	J64MC	204/80	4, dsPIC	33FJ128	BMC204/	/804 AN	D dsPIC	33FJ32I	MC304	1	1	.
Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0300		ADC Data Buffer 0												XXXX			
0320	ADON	_	ADSIDL	ADDMABM		AD12B	FOR	M<1:0>		SSRC<2:0>		_	SIMSAM	ASAM	SAMP	DONE	0000
0322	V	CFG<2:0	>	_	_	CSCNA	CHP	S<1:0>	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
0324	ADRC	_	—		S	AMC<4:0>						ADCS	<7:0>				0000
0326	_	_	—	_		CH123N	NB<1:0>	CH123SB	_	_	_	_	—	CH123N	VA<1:0>	CH123SA	0000
0328	CH0NB	_	—		С	H0SB<4:0>	>		CH0NA	_	_		С	H0SA<4:0	>		0000
032C		_	_	_	_	—	—	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
0330	_	_	—	_	—	_	_	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
0332	—		—	_	_	_	_	_	_	_	_	_	—	[DMABL<2:	0>	0000
	Addr 0300 0320 0322 0324 0326 0328 032C 0330	Addr Bit 15 0300 ADON 0320 ADON 0322 V 0324 ADRC 0326 0328 CH0NB 0320 0330	Addr Bit 15 Bit 14 0300	Addr Bit 15 Bit 14 Bit 13 0300	Addr Bit 15 Bit 14 Bit 13 Bit 12 0300	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0300	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 0300	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0300	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0300	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 70300 \longrightarrow \longrightarrow \square	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 0300	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 50300 \longrightarrow \square <t< td=""><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 40300$\longrightarrow$$\longrightarrow$$ADSIDL$$ADDMABM$$$$AD12B$$FORM<1:0>$$SSRC<2:0>$$$0320$ADON$$$$ADSIDL$$ADDMABM$$$$AD12B$$FORM<1:0>$$SSRC<2:0>$$$0322$\bigvee CFG<2:0>$$$$$$CSCNA$$CHPS<1:0>$$BUFS$$$$SMPI0324ADRC$$$$$$CSCNA$$CHPS<1:0>$$BUFS$$$$$$ADCS$0326$$$$$$$$$CH123NB<1:0>$$CH123SB$$$$$$$0328$CHONB$$$$$$$$$$$$$$$$$0320$$$$$$$$$$$$$$$$0328$CHONB$$$$$$$$$$$$$$$0320$$$$$$$$$$$$$$$$0320$$$$$$$$$$$$$$$$0330$$$$$$$$$$$$$$$$0330$$$$$$$$$$$$$$$$$$</td><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 30300$\longrightarrow$$\longrightarrow$$ADSIDL$$ADDMABM$$AD12B$$FORM<1:0>$$SSRC<2:0>$$SIMSAM0320ADON$$ADSIDL$$ADDMABM$$AD12B$$FORM<1:0>$$SSRC<2:0>$$SIMSAM0322\bigvee FG<2:0>$$CSCNA$$CHPS<1:0>$$BUFS$$SMPI<3:0>0324ADRC$$CSCNA$$CHPS<1:0>$$BUFS$$SMPI<3:0>0326CH123NB<1:0>$$CH123SB$$-0328CHONB$$C0320-0328CHONB$$-0320-0330-$<td< td=""><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 20300$\longrightarrow$$\longrightarrow$$\square$<</td><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 10300\rightarrow</td><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 00300$\longrightarrow$$\square$</td></td<></td></t<>	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 40300 \longrightarrow \longrightarrow $ADSIDL$ $ADDMABM$ $$ $AD12B$ $FORM<1:0>$ $SSRC<2:0>$ $$ 0320 $ADON$ $$ $ADSIDL$ $ADDMABM$ $$ $AD12B$ $FORM<1:0>$ $SSRC<2:0>$ $$ 0322 $\bigvee CFG<2:0>$ $$ $$ $CSCNA$ $CHPS<1:0>$ $BUFS$ $$ $SMPI$ 0324 $ADRC$ $$ $$ $CSCNA$ $CHPS<1:0>$ $BUFS$ $$ $$ $ADCS$ 0326 $$ $$ $$ $$ $CH123NB<1:0>$ $CH123SB$ $$ $$ $$ 0328 $CHONB$ $$ $$ $$ $$ $$ $$ $$ $$ 0320 $$ $$ $$ $$ $$ $$ $$ $$ 0328 $CHONB$ $$ $$ $$ $$ $$ $$ $$ 0320 $$ $$ $$ $$ $$ $$ $$ $$ 0320 $$ $$ $$ $$ $$ $$ $$ $$ 0330 $$ $$ $$ $$ $$ $$ $$ $$ 0330 $$ $$ $$ $$ $$ $$ $$ $$ $$	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 30300 \longrightarrow \longrightarrow $ADSIDL$ $ADDMABM$ $ AD12B$ $FORM<1:0>$ $SSRC<2:0>$ $ SIMSAM$ 0320 $ADON$ $ ADSIDL$ $ADDMABM$ $ AD12B$ $FORM<1:0>$ $SSRC<2:0>$ $ SIMSAM$ 0322 $\bigvee FG<2:0>$ $ CSCNA$ $CHPS<1:0>$ $BUFS$ $ SMPI<3:0>$ 0324 $ADRC$ $ CSCNA$ $CHPS<1:0>$ $BUFS$ $ SMPI<3:0>$ 0326 $ CH123NB<1:0>$ $CH123SB$ $ -$ 0328 $CHONB$ $ C$ 0320 $ -$ 0328 $CHONB$ $ -$ 0320 $ -$ 0330 $ -$ <td< td=""><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 20300$\longrightarrow$$\longrightarrow$$\square$<</td><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 10300\rightarrow</td><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 00300$\longrightarrow$$\square$</td></td<>	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 20300 \longrightarrow \longrightarrow \square <	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 10300 \rightarrow	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 00300 \longrightarrow \square

∟egend = unimplemented, read as '0'. Reset values are shown in hexadeci x = unknown value on Reset,

TABLE 4-19: DAC1 REGISTER MAP FOR dsPIC33FJ128MC804 AND dsPIC33FJ64MC804

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DAC1CON	03F0	DACEN	—	DACSIDL	AMPON	—	—	—	FORM	—			D	ACFDIV<6:)>			0000
DAC1STAT	03F2	LOEN	_	LMVOEN	_	_	LITYPE	LFULL	LEMPTY	ROEN	_	RMVOEN	_	—	RITYPE	RFULL	REMPTY	0000
DAC1DFLT	03F4								DAC1D	FLT<15:0>								0000
DAC1RDAT	03F6								DAC1RI	DAT<15:0>								0000
DAC1LDAT	03F8													0000				

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.




FIGURE 6-2: SYSTEM RESET TIMING

- **Note 1: POR:** A POR circuit holds the device in Reset when the power supply is turned on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed.
 - **2: BOR:** The on-chip voltage regulator has a BOR circuit that keeps the device in Reset until VDD crosses the VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.
 - **3: PWRT Timer:** The programmable power-up timer continues to hold the processor in Reset for a specific period of time (TPWRT) after a BOR. The delay TPWRT ensures that the system power supplies have stabilized at the appropriate level for full-speed operation. After the delay TPWRT has elapsed, the SYSRST becomes inactive, which in turn enables the selected oscillator to start generating clock cycles.
 - 4: Oscillator Delay: The total delay for the clock to be ready for various clock source selections are given in Table 6-1. Refer to Section 9.0 "Oscillator Configuration" for more information.
 - **5:** When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the reset address, which redirects program execution to the appropriate start-up routine.
 - 6: The Fail-Safe Clock Monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay TFSCM has elapsed.

REGISTER /-	4: INTCO	DNZ: IN LERR	UPICONI	KOL REGIST	ER Z		
R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—		_	—	—	INT2EP	INT1EP	INT0EP
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at Po	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15		ole Alternate In	•	Table bit			
		nate vector tabl dard (default) v	-				
bit 14		struction Statu					
	1 = DISI inst	ruction is active	e				
	0 = DISI inst	ruction is not a	ctive				
bit 13-3	Unimplemen	ted: Read as '	0'				
bit 2	INT2EP: Exte	ernal Interrupt 2	Edge Detect	Polarity Selec	t bit		
		on negative ede	<i>,</i>				
	•	on positive edg					
bit 1		ernal Interrupt 1	0	Polarity Selec	t bit		
	1 = Interrupt of	on negative ede	ge				

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

0 = Interrupt on positive edge

1 = Interrupt on negative edge 0 = Interrupt on positive edge

INTOEP: External Interrupt 0 Edge Detect Polarity Select bit

bit 0

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0
DAC1LIE ⁽²⁾	DAC1RIE ⁽²⁾		_	QEI2IE	FLTA2IE	PWM2IE	_
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
_	C1TXIE ⁽¹⁾	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE	
bit 7		•	•				bit
Legend:							
R = Readable	bit	W = Writable	e bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unkno	wn
bit 15	DAC1LIE: D	AC Left Chanr	el Interrupt Er	able bit ⁽²⁾			
		request enable request not er					
bit 14	DAC1RIE: D	AC Right Cha	nnel Interrupt I	Enable bit ⁽²⁾			
	•	request enable					
bit 13-12	•	request not er nted: Read as					
bit 13-12	•		∪ pt Flag Status	bit			
	1 = Interrupt	request enable request not er	ed	bit			
bit 10	•	•	iterrupt Enable	bit			
	1 = Interrupt	request enable	ed				
	-	request not er					
bit 9			rrupt Enable b	it			
		request enable request not er					
bit 8-7	-	nted: Read as					
bit 6	C1TXIE: EC/	AN1 Transmit	Data Request	Interrupt Enable	e bit ⁽¹⁾		
		request occur request not oc					
bit 5	DMA7IE: DN	IA Channel 7 I	Data Transfer	Complete Interr	upt Enable bit		
		request enable request not er					
bit 4	DMA6IE: DM	IA Channel 6 I	Data Transfer	Complete Interr	upt Enable bit		
		request enable request not er					
bit 3	CRCIE: CRC	Generator Int	errupt Enable	bit			
		request enable request not er					
bit 2	U2EIE: UAR	T2 Error Interr	upt Enable bit				
		request enable request not er					
bit 1	U1EIE: UAR	T1 Error Interr	upt Enable bit				
		request enable					
	0 = Interrupt	request not er	labled				
bit 0	-	nted: Read as					

_ _ _ _ _ ...

2: Interrupts are disabled on devices without an Audio DAC module.

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit
	1 = Write collision detected0 = No write collision detected
bit 2	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit
	1 = Write collision detected0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit
	1 = Write collision detected0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit
	1 = Write collision detected0 = No write collision detected

REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD	R<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	oit	U = Unimplem	ented bit, read	1 as '0'	
-n = Value at P	OR	'1' = Bit is set		ʻ0' = Bit is clea	red	x = Bit is unkr	nown

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
IC8MD	IC7MD	—	—	—	—	IC2MD	IC1MD
bit 15							bit
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	_	OC4MD	OC3MD	OC2MD	OC1MD
bit 7							bit
Legend:							
R = Readat	ole bit	W = Writable	e bit	U = Unimpler	nented bit, read	1 as '0'	
-n = Value a		'1' = Bit is se		'0' = Bit is clea		x = Bit is unkr	iown
bit 15	IC8MD: Inpu	t Capture 8 Mo	dule Disable b	it			
		oture 8 module					
	0 = Input Cap	oture 8 module	is enabled				
bit 14	•	•	odule Disable b	it			
		oture 7 module oture 7 module					
bit 13-10		nted: Read as					
bit 9	-		odule Disable b	it			
	1 = Input Cap	oture 2 module	is disabled				
		oture 2 module		.,			
bit 8		•	dule Disable b	it			
		oture 1 module oture 1 module					
bit 7-4		nted: Read as					
bit 3	-		4 Module Disab	ole bit			
	1 = Output C	ompare 4 mod	lule is disabled lule is enabled				
bit 2			3 Module Disat	ole bit			
	1 = Output C	ompare 3 mod	lule is disabled lule is enabled				
bit 1	•	•	2 Module Disat	ole bit			
	1 = Output C	ompare 2 mod	ule is disabled lule is enabled				
bit 0		-	1 Module Disat	ole bit			
		• •	ule is disabled				

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_				SCK1R<4:0	>	
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	-				SDI1R<4:0>		
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unki	nown
bit 15-13	Unimpleme	nted: Read as	0'				
	-						
bit 12-8		>: Assign SPI1 out tied to Vss	CIOCK INPUT (S	SCK1) to the co	Fresponding R	en pin	
		out tied to VSS					
	•						
	•						
	•						
	00001 = Inp	out tied to RP1					
	00000 = Inp	out tied to RP0					
	Unimpleme	nted: Read as	0'				
bit 7-5	•			(11) to the corre	enonding DDr	nin	
bit 7-5 bit 4-0	-	: Assign SPI1	Data Input (SD	(in) to the cone	sponding RFT	i pili	
	SDI1R<4:0> 11111 = Inp	out tied to Vss				i pin	
	SDI1R<4:0> 11111 = Inp	•					
	SDI1R<4:0> 11111 = Inp	out tied to Vss				, bui	

40 ... DIN SELECT INDUT DECISTED 20

00001 = Input tied to RP1 00000 = Input tied to RP0

14.0 INPUT CAPTURE

- This data sheet summarizes the features Note 1: the dsPIC33FJ32MC302/304. of dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 of family devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) of the "dsPIC33F/ PIC24H Family Reference Manual". which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Input Capture module is useful in applications that requires frequency (period) and pulse measurement. The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices support up to four input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- · Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- Capture timer value on every edge (rising and falling)
- Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin


Each input capture channel can select one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to '1' (ICI<1:0> = 00)

FIGURE 14-1: INPUT CAPTURE BLOCK DIAGRAM



© 2007-2012 Microchip Technology Inc.

REGISTER 17-1: QEIXCON: QEIX CONTROL REGISTER (x = 1 or 2) (CONTINUED)

bit 5	TQGATE: Timer Gated Time Accumulation Enable bit 1 = Timer gated time accumulation enabled 0 = Timer gated time accumulation disabled
bit 4-3	TQCKPS<1:0>: Timer Input Clock Prescale Select bits ⁽³⁾ 11 = 1:256 prescale value 10 = 1:64 prescale value 01 = 1:8 prescale value 00 = 1:1 prescale value
bit 2	 POSRES: Position Counter Reset Enable bit⁽⁴⁾ 1 = Index Pulse resets Position Counter 0 = Index Pulse does not reset Position Counter
bit 1	TQCS: Timer Clock Source Select bit 1 = External clock from pin QEAx (on the rising edge) 0 = Internal clock (TcY)
bit 0	UPDN_SRC: Position Counter Direction Selection Control bit ⁽⁵⁾ 1 = QEBx pin state defines position counter direction 0 = Control/Status bit, UPDN (QEIxCON<11>), defines timer counter (POSxCNT) direction

- Note 1: This bit only applies when QEIM < 2:0 > = '110' or '100'.
 - 2: Read-only bit when QEIM<2:0> = '1xx'. Read/write bit when QEIM<2:0> = '001'.
 - **3:** Prescaler utilized for 16-bit Timer mode only.
 - 4: This bit applies only when QEIM < 2:0 > = 100 or 110.
 - 5: When configured for QEI mode, this control bit is a 'don't care'.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾
bit 15			2.000.0	2.0020			bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽³⁾	CKP	MSTEN		SPRE<2:0>(2	-)	PPRE<	<1:0> ⁽²⁾
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12	DISSCK: Dis 1 = Internal S		bit (SPI Maste abled, pin func	er modes only) tions as I/O			
bit 11	1 = SDOx pir	able SDOx Pin i is not used by i is controlled b	, module; pin f	unctions as I/C)		
bit 10	1 = Commun	ord/Byte Comm ication is word- ication is byte-	wide (16 bits)				
bit 9	Master mode 1 = Input data 0 = Input data Slave mode:	a sampled at en a sampled at m	nd of data out iddle of data o				
bit 8	1 = Serial out		ges on transitio		clock state to Idl ck state to activ		
bit 7	SSEN: Slave 1 = <u>SSx</u> pin ι	Select Enable ised for Slave i	bit (Slave mo node			·	
bit 6	CKP: Clock F 1 = Idle state	Polarity Select I for clock is a h	oit igh level; activ	/e state is a lov e state is a higl	v level		
bit 5		ter Mode Enat		U			

REGISTER 18-2: SPIxCON1: SPIx CONTROL REGISTER 1

- Note 1: This bit is not used in Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
 - 3: This bit must be cleared when FRMEN = 1.

REGISTER	19-1: I2CxC	ON: I2Cx CC	ONTROL REG	SISTER			
R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7	onich	, long 1	AGAT	ROLIN	. 2.1	HOLH	bit (
Legend:			mented bit, rea	d as '0'			
R = Readabl	e hit	W = Writable		HS = Set in h	ardware	HC = Cleared	l in Hardware
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkr	
	FUR		L			X - DILISUIIKI	IOWIT
bit 15	12CEN: 12Cx	Enable bit					
					and SCLx pins a ed by port func	as serial port pii tions	ns
bit 14	Unimplemen	ted: Read as	ʻ0 '				
bit 13	I2CSIDL: Sto	p in Idle Mode	bit				
			eration when de tion in Idle mod		n Idle mode		
bit 12	SCLREL: SC	Lx Release Co	ontrol bit (when	operating as	l ² C slave)		
	1 = Release \$ 0 = Hold SCL	SCLx clock _x clock low (cl	ock stretch)				
	•	e., software ca				elease clock). H	lardware clea
	If STREN = 0			are clear at en	d of slave rece	puon.	
		., software can	only write '1' t	o release cloc	k). Hardware cl	ear at beginnin	g of slave
bit 11	IPMIEN: Intel	lligent Periphe	ral Managemer	nt Interface (IP	MI) Enable bit		
	1 = IPMI mod 0 = IPMI mod		all addresses A	cknowledged			
bit 10	A10M: 10-bit	Slave Address	s bit				
		is a 10-bit sla is a 7-bit slav					
bit 9	DISSLW: Dis	able Slew Rat	e Control bit				
		control disabl					
bit 8	SMEN: SMbu	us Input Levels	bit				
	1 = Enable I/	-	ds compliant wi	th SMbus spe	cification		
bit 7	1 = Enable in (module is	terrupt when a s enabled for r	eception)	-	slave) ived in the I2Cx	RSR	
1.1.0		call address dis			120 1		
bit 6			h Enable bit (w	nen operating	as IfC slave)		
		unction with SC	EREL bit.	:hina			
			eive clock strete				

REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER


R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TERRO	CNT<7:0>			
pit 15							bit
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
=			RERRO	CNT<7:0>			
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-8		':0>: Transmit E					
bit 7-0	RERRCNT<7	7:0>: Receive E	Fror Count bi	ts			
REGISTER	21-9: CiCFC	G1: ECAN™ E	BAUD RATE		ATION REGI	STER 1	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	_		—	_		_
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	V<1:0>	10000	10000	BR	1010 0	10000	
bit 7							bit
Legend:							
R = Readabl		W = Writable			mented bit, rea		
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	x = Bit is unkr	iown	
bit 15-8	Unimploment	nted: Read as '	o '				
bit 7-6	•	Synchronization		bite			
511 7-0	11 = Length i	-	Jump Widen	DIIS			
	10 = Length						
	01 = Length i						
	00 = Length	is 1 x Tq					
oit 5-0	BRP<5:0>: E	Baud Rate Pres	caler bits				
	11 1111 = TQ = 2 x 64 x 1/FCAN						
	•						
	•						
	• •						
	• • 00 0010 = T	⁻ Q = 2 x 3 x 1/Fe	CAN				
	00 0001 = T	^T Q = 2 x 2 x 1/F	CAN				
	00 0001 = T		CAN				

© 2007-2012 Microchip Technology Inc.


23.4 DAC CLOCK

The DAC clock signal clocks the internal logic of the Audio DAC module. The data sample rate of the Audio DAC is an integer division of the rate of the DAC clock. The DAC clock is generated via a clock divider circuit that accepts an auxiliary clock from the auxiliary oscillator. The divisor ratio is programmed by clock divider bits (DACFDIV<6:0>) in the DAC Control register (DAC1CON). The resulting DAC clock must not exceed 25.6 MHz. If lower sample rates are to be used, then the DAC filter clock frequency may be reduced to reduce power consumption. The DAC clock frequency is 256 times the sampling frequency.









26.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

- **Note 1:** This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer Section to 36. "Programmable Cyclic Redundancy Check (CRC)" (DS70298) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The programmable CRC generator offers the following features:

- User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

FIGURE 26-1: CRC SHIFTER DETAILS

26.1 Overview

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the CRCXOR bits (X<15:1>) and the CRCCON bits (PLEN<3:0>), respectively.

EQUATION 26-1: CRC EQUATION


$$x^{16} + x^{12} + x^5 + 1$$

To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 26-1.

Bit Name	Bit Value					
PLEN<3:0>	1111					
X<15:1>	00010000010000					

For the value of X<15:1>, the 12th bit and the 5th bit are set to '1', as required by the CRC equation. The 0th bit required by the CRC equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the X<15:1> bits do not have the 0th bit or the 16th bit.

The topology of a standard CRC generator is shown in Figure 26-2.



© 2007-2012 Microchip Technology Inc.

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note:	For more details on the instruction set,
	refer to the "16-bit MCU and DSC
	Programmer's Reference Manual"
	(DS70157).

TABLE 29-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description					
#text	Means literal defined by "text"					
(text)	Means "content of text"					
[text]	Means "the location addressed by text"					
{}	Optional field or operation					
<n:m></n:m>	Register bit field					
.b	Byte mode selection					
.d	Double-Word mode selection					
.S	Shadow register select					
.W	Word mode selection (default)					
Acc	One of two accumulators {A, B}					
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}					
bit4	4-bit bit selection field (used in word addressed instructions) ∈ {015}					
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero					
Expr	Absolute address, label or expression (resolved by the linker)					
f	File register address ∈ {0x00000x1FFF}					
lit1	1-bit unsigned literal $\in \{0,1\}$					
lit4	4-bit unsigned literal ∈ {015}					
lit5	5-bit unsigned literal ∈ {031}					
lit8	8-bit unsigned literal ∈ {0255}					
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode					
lit14	14-bit unsigned literal ∈ {016384}					
lit16	16-bit unsigned literal ∈ {065535}					
lit23	23-bit unsigned literal \in {08388608}; LSb must be '0'					
None	Field does not require an entry, can be blank					
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate					
PC	Program Counter					
Slit10	10-bit signed literal \in {-512511}					
Slit16	16-bit signed literal ∈ {-3276832767}					
Slit6	6-bit signed literal ∈ {-1616}					
Wb	Base W register ∈ {W0W15}					
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }					
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }					
Wm,Wn	Dividend, Divisor working register pair (direct addressing)					

FIGURE 31-10: MOTOR CONTROL PWM MODULE FAULT TIMING CHARACTERISTICS




FIGURE 31-11: MOTOR CONTROL PWM MODULE TIMING CHARACTERISTICS




TABLE 31-29: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Min Typ Max Units Conditions			Conditions
MP10	TFPWM	PWM Output Fall Time	—	—	—	ns	See parameter DO32
MP11	TRPWM	PWM Output Rise Time	—	—	—	ns	See parameter DO31
MP20	Tfd	Fault Input ↓to PWM I/O Change	-	—	50	ns	_
MP30	Tfh	Minimum Pulse Width	50	—		ns	—

Note 1: These parameters are characterized but not tested in manufacturing.





FIGURE 31-16: SPIx MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 31-34:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING
REQUIREMENTS


AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP10	TscP	Maximum SCK Frequency		-	9	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	—	
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns	_	

Note 1: These parameters are characterized, but are not tested in manufacturing.

- **2:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.







DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature				
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - RA2, RA7- RA10, RB10, RB11, RB7, RB4, RC3-RC9		_	0.4	V	lo∟ ≤1.8 mA, VDD = 3.3V See Note 1
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	_	_	0.4	V	Io∟ ≤3.6 mA, Vod = 3.3V See Note 1
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - RA3, RA4	_	_	0.4	V	IoL ⊴6 mA, VDD = 3.3V See Note 1
DO20	Vон	Output High Voltage I/O Pins: 2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9	2.4	_	_	V	IoL ≥ -1.8 mA, VDD = 3.3V See Note 1
		Output High Voltage I/O Pins: 4x Source Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	2.4	_	_	V	Io∟ ≥ -3 mA, Vod = 3.3V See Note 1
		Output High Voltage I/O Pins: 8x Source Driver Pins - RA4, RA3	2.4	_	_	V	Io∟ ≥ -6 mA, VDD = 3.3V See Note 1
	Vон1	Output High Voltage I/O Pins: 2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9	1.5	_	_	V	ІОН ≥ -1.9 mA, VDD = 3.3V See Note 1
			2.0	—	_		Іон ≥ -1.85 mA, VDD = 3.3V See Note 1
			3.0	_	_		Юн ≥ -1.4 mA, VDD = 3.3V See Note 1
DO20A		Output High Voltage 4x Source Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	1.5	_	_	V	IOH ≥ -3.9 mA, VDD = 3.3V See Note 1
			2.0	_	_		IOH ≥ -3.7 mA, VDD = 3.3V See Note 1
			3.0	_	_		IOH ≥ -2 mA, VDD = 3.3V See Note 1
		Output High Voltage I/O Pins: 8x Source Driver Pins - RA3, RA4	1.5	_	_	v	IOH ≥ -7.5 mA, VDD = 3.3V See Note 1
			2.0	_	_		IOH ≥ -6.8 mA, VDD = 3.3V See Note 1
			3.0	-	_		Юн ≥ -3 mA, VDD = 3.3V See Note 1

TABLE 32-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.