

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
roduct Status	Active
Core Processor	dsPIC
Core Size	16-Bit
speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
eripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
lumber of I/O	21
rogram Memory Size	64KB (64K x 8)
ogram Memory Type	FLASH
EPROM Size	-
AM Size	8K x 8
oltage - Supply (Vcc/Vdd)	3V ~ 3.6V
ata Converters	A/D 6x10b/12b
scillator Type	Internal
perating Temperature	-40°C ~ 85°C (TA)
lounting Type	Surface Mount
ackage / Case	28-SOIC (0.295", 7.50mm Width)
upplier Device Package	28-SOIC
urchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64mc202-i-so

Table of Contents

dsPl	C33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 Product Families	
1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-bit Digital Signal Controllers	
3.0	Memory Organization	
4.0	Flash Program Memory	
5.0	· · · · · · · · · · · · · · · · · · ·	
6.0	Resets	
7.0	Interrupt Controller	
0.8	Direct Memory Access (DMA)	
9.0	Oscillator Configuration	
	Power-Saving Features	
	Timer1	
	Timer2/3 And Timer4/5	
	Input Capture	
	Output Compare	
	Motor Control PWM Module	
	Quadrature Encoder Interface (QEI) Module	
	Serial Peripheral Interface (SPI)	
	Inter-Integrated Circuit™ (I ² C™)	
	Universal Asynchronous Receiver Transmitter (UART)	
	Enhanced CAN (ECAN™) Module	
	10-bit/12-bit Analog-to-Digital Converter (ADC1)	
	Audio Digital-to-Analog Converter (DAC)	
	Comparator Module	
	Real-Time Clock and Calendar (RTCC)	
	Programmable Cyclic Redundancy Check (CRC) Generator	
	Parallel Master Port (PMP)	
	Special Features	
	Instruction Set Summary	
	Development Support	
	Electrical Characteristics	
	High Temperature Electrical Characteristics	
	DC and AC Device Characteristics Graphs	
	Packaging Information	
Appe	endix A: Revision History	439
Index	X	449
The I	Microchip Web Site	455
Cust	omer Change Notification Service	455
Cust	omer Support	455
Read	der Response	456
Prod	uct Identification System	457

REGISTER 5-2: NVMKEY: NONVOLATILE MEMORY KEY REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0			
	NVMKEY<7:0>									
bit 7	bit 7 bit 0									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 **Unimplemented:** Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register (write-only) bits

7.3 Interrupt Control and Status Registers

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS) as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table (AIVT).

7.3.2 IFSx

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.3.3 IECx

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.3.4 IPCx

The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number bits (VECNUM<6:0>) and Interrupt level bits (ILR<3:0>) in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IECO<0>, and the INT0IP bits in the first position of IPC0 (IPCO<2:0>).

7.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU control registers contain bits that control interrupt functionality.

- The CPU Status register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user software can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit, which together with IPL<2:0>, also indicates the current CPU priority level. The IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-32.

7.4 Interrupts Resources

Many useful resources related to Interrupts are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser:

http://www.microchip.com/wwwproducts/
Devices.aspx?dDocName=en532315

7.4.1 KEY RESOURCES

- Section 32. "Interrupts (Part III)" (DS70214)
- · Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- · Development Tools

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14 DMA1IF: DMA Channel 1 Data Transfer Complete Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 13 AD1IF: ADC1 Conversion Complete Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 12 **U1TXIF:** UART1 Transmitter Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 11 U1RXIF: UART1 Receiver Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 10 SPI1IF: SPI1 Event Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 9 SPI1EIF: SPI1 Error Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurredT3IF: Timer3 Interrupt Flag Status bit

bit 8 T3IF: Timer3 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 7 T2IF: Timer2 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 6 OC2IF: Output Compare Channel 2 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 5 IC2IF: Input Capture Channel 2 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 4 DMA0IF: DMA Channel 0 Data Transfer Complete Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 3 T1IF: Timer1 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See "Pin Diagrams" for the available pins and their functionality.

11.3 Configuring Analog Port Pins

The AD1PCFGL and TRIS registers control the operation of the analog-to-digital port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

The AD1PCFGL register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be an NOP, as shown in Example 11-1.

11.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 21 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-of-state.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

```
MOV 0xFF00, W0 ; Configure PORTB<15:8> as inputs
MOV W0, TRISBB ; and PORTB<7:0> as outputs
NOP ; Delay 1 cycle
btss PORTB, #13 ; Next Instruction
```

REGISTER 11-9: RPINR13: PERIPHERAL PIN SELECT INPUT REGISTER 13

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	_	_	_	_	_	_				
bit 15	bit 15 bit 8									

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_			FLTA2R<4:0>	•	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-5 **Unimplemented:** Read as '0'

bit 4-0 **FLTA2R<4:0>:** Assign PWM2 Fault (FLTA2) to the corresponding RPn pin

11111 = Input tied to Vss 11001 = Input tied to RP25

•

•

00001 = Input tied to RP1

00000 = Input tied to RP0

REGISTER 11-29: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			RP17R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
-		_			RP16R<4:0>		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 RP17R<4:0>: Peripheral Output Function is Assigned to RP17 Output Pin bits (see Table 11-2 for

peripheral function numbers)

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 RP16R<4:0>: Peripheral Output Function is Assigned to RP16 Output Pin bits (see Table 11-2 for

peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-30: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			RP19R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			RP18R<4:0>		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 RP19R<4:0>: Peripheral Output Function is Assigned to RP19 Output Pin bits (see Table 11-2 for

peripheral function numbers)

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 RP18R<4:0>: Peripheral Output Function is Assigned to RP18 Output Pin bits (see Table 11-2 for

peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 16-6: PWMxCON2: PWM CONTROL REGISTER 2

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	_		SEVOP	S<3:0>	
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_	_	_	_	IUE	OSYNC	UDIS
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-8 SEVOPS<3:0>: PWM Special Event Trigger Output Postscale Select bits

1111 = 1:16 postscale

•

.

0001 = 1:2 postscale 0000 = 1:1 postscale

bit 7-3 **Unimplemented:** Read as '0'

bit 2 **IUE:** Immediate Update Enable bit

1 = Updates to the active PxDC registers are immediate

0 = Updates to the active PxDC registers are synchronized to the PWM time base

bit 1 OSYNC: Output Override Synchronization bit

1 = Output overrides via the PxOVDCON register are synchronized to the PWM time base

0 = Output overrides via the PxOVDCON register occur on next Tcy boundary

bit 0 UDIS: PWM Update Disable bit

1 = Updates from Duty Cycle and Period Buffer registers are disabled

0 = Updates from Duty Cycle and Period Buffer registers are enabled

REGISTER 16-11: PxDC1: PWM DUTY CYCLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PDC1<15:8>										
bit 15				bit 8						

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PDC1<7:0>									
bit 7							bit 0		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 PDC1<15:0>: PWM Duty Cycle 1 Value bits

REGISTER 16-12: P1DC2: PWM DUTY CYCLE REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PDC2<15:8>										
bit 15							bit 8			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PDC2<7:0>									
bit 7							bit 0		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 PDC2<15:0>: PWM Duty Cycle 2 Value bits

REGISTER 16-13: P1DC3: PWM DUTY CYCLE REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PDC3<15:8>									
bit 15							bit 8		

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PDC3<7:0>										
bit 7										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 PDC3<15:0>: PWM Duty Cycle 3 Value bits

REGISTER 21-10: CICFG2: ECAN™ BAUD RATE CONFIGURATION REGISTER 2

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
_	WAKFIL	_	_	_	;	SEG2PH<2:0>	
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SEG2PHTS	SAM	;	SEG1PH<2:0>	•		PRSEG<2:0>	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14 WAKFIL: Select CAN Bus Line Filter for Wake-up bit

1 = Use CAN bus line filter for wake-up

0 = CAN bus line filter is not used for wake-up

bit 13-11 **Unimplemented:** Read as '0'

bit 10-8 **SEG2PH<2:0>:** Phase Segment 2 bits

111 = Length is 8 x TQ

•

000 = Length is 1 x TQ

bit 7 SEG2PHTS: Phase Segment 2 Time Select bit

1 = Freely programmable

0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater

bit 6 SAM: Sample of the CAN Bus Line bit

 ${\tt 1}$ = Bus line is sampled three times at the sample point

0 = Bus line is sampled once at the sample point

bit 5-3 **SEG1PH<2:0>:** Phase Segment 1 bits

111 = Length is 8 x TQ

•

•

000 = Length is 1 x TQ

bit 2-0 **PRSEG<2:0>:** Propagation Time Segment bits

111 = Length is 8 x TQ

•

•

•

000 = Length is 1 x TQ

BUFFER 21-3: ECAN™ MESSAGE BUFFER WORD 2

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15							bit 8

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	_	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-10 **EID<5:0>:** Extended Identifier bits bit 9 **RTR:** Remote Transmission Request bit

1 = Message will request remote transmission

0 = Normal message

bit 8 RB1: Reserved Bit 1

User must set this bit to '0' per CAN protocol.

bit 7-5 **Unimplemented:** Read as '0'

bit 4 RB0: Reserved Bit 0

User must set this bit to '0' per CAN protocol.

bit 3-0 **DLC<3:0>:** Data Length Code bits

BUFFER 21-4: ECAN™ MESSAGE BUFFER WORD 3

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byt	e 1			
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 0			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable bit		U = Unimplem	nented bit, rea	d as '0'	
-n = Value at Po	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	า

bit 15-8 **Byte 1<15:8>:** ECAN™ Message byte 0 bit 7-0 **Byte 0<7:0>:** ECAN Message byte 1

23.0 AUDIO DIGITAL-TO-ANALOG CONVERTER (DAC)

Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 33. "Audio Digital-to-Analog Converter (DAC)" (DS70211) of the dsPIC33F/PIC24H Family Reference Manual, which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Audio Digital-to-Analog Converter (DAC) module is a 16-bit Delta-Sigma signal converter designed for audio applications. It has two output channels, left and right to support stereo applications. Each DAC output channel provides three voltage outputs, positive DAC output, negative DAC output, and the midpoint voltage output for the dsPIC33FJ64MC804 and dsPIC33FJ128MC804 devices.

23.1 KEY FEATURES

- 16-bit resolution (14-bit accuracy)
- · Second-Order Digital Delta-Sigma Modulator
- · 256 X Over-Sampling Ratio
- 128-Tap FIR Current-Steering Analog Reconstruction Filter
- · 100 KSPS Maximum Sampling Rate
- User controllable Sample Clock
- Input Frequency 45 kHz max
- · Differential Analog Outputs
- Signal-To-Noise: 90 dB
- · 4-deep input Buffer
- · 16-bit Processor I/O, and DMA interfaces

23.2 DAC Module Operation

The functional block diagram of the Audio DAC module is shown in Figure 23-1. The Audio DAC module provides a 4-deep data input FIFO buffer for each output channel. If the DMA module and/or the processor cannot provide output data in a timely manner, and the FIFO becomes empty, the DAC accepts data from the DAC Default Data register (DACDFLT). This safety feature is useful for industrial control applications where the DAC output controls an important processor or machinery. The DACDFLT

register should be initialized with a safe output value. Often the safe output value is either the midpoint value (0x8000) or a zero value (0x0000).

The digital interpolator up-samples the input signals, where the over-sampling ratio is 256x which creates data points between the user supplied data points. The interpolator also includes processing by digital filters to provide noise shaping to move the converter noise above 20 kHz (upper limit of the pass band). The output of the interpolator drives the Sigma-Delta modulator. The serial data bit stream from the Sigma-Delta modulator is processed by the reconstruction filter. The differential outputs of the reconstruction filter are amplified by Op Amps to provide the required peak-to-peak voltage swing.

Note: The DAC module is designed specifically for audio applications and is not recommended for control type applications.

23.3 DAC Output Format

The DAC output data stream can be in a two's complement signed number format or as an unsigned number format.

The Audio DAC module features the ability to accept the 16-bit input data in a two's complement signed number format or as an unsigned number format. The data formatting is controlled by the Data Format Control bit (FORM<8>) in the DAC1CON register. The supported formats are:

- 1 = Signed (two's complement)
- 0 = Unsigned

If the FORM bit is configured for Unsigned data the user input data yields the following behavior:

- 0xFFFF = most positive output voltage
- 0x8000 = mid point output voltage
- 0x7FFF = a value just below the midpoint
- 0x0000 = minimum output voltage

If the FORM bit is configured for signed data the user input data yields the following behavior:

- 0x7FFF = most positive output voltage
- 0x0000 = mid point output voltage
- 0xFFFF = value just below the midpoint
- 0x8000 = minimum output voltage

The Audio DAC provides an analog output proportional to the digital input value. The maximum 100,000 samples per second (100 ksps) update rate provides good quality audio reproduction.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/	X04
NOTES:	

REGISTER 27-5: PMSTAT: PARALLEL PORT STATUS REGISTER

R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0
IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F
bit 15							bit 8

R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1
OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E
bit 7							bit 0

Legend:HS = Hardware Set bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15 **IBF:** Input Buffer Full Status bit

1 = All writable input buffer registers are full

0 = Some or all of the writable input buffer registers are empty

bit 14 IBOV: Input Buffer Overflow Status bit

1 = A write attempt to a full input byte register occurred (must be cleared in software)

0 = No overflow occurred

bit 13-12 **Unimplemented:** Read as '0'

bit 11-8 **IB3F:IB0F:** Input Buffer x Status Full bits

1 = Input buffer contains data that has not been read (reading buffer will clear this bit)

0 = Input buffer does not contain any unread data

bit 7 **OBE:** Output Buffer Empty Status bit

1 = All readable output buffer registers are empty

0 = Some or all of the readable output buffer registers are full

bit 6 **OBUF:** Output Buffer Underflow Status bits

1 = A read occurred from an empty output byte register (must be cleared in software)

0 = No underflow occurred

bit 5-4 **Unimplemented:** Read as '0'

bit 3-0 **OB3E:OB0E** Output Buffer x Status Empty bit

1 = Output buffer is empty (writing data to the buffer will clear this bit)

0 = Output buffer contains data that has not been transmitted


TABLE 29-2: INSTRUCTION SET OVERVIEW (CONTINUED)

IADL	E 29-2:	1142117	STRUCTION SET OVERVIEW (CONTINUED)									
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected					
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV					
		DIV.SD	Wm, Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV					
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV					
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV					
30	DIVF	DIVF	Wm, Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV					
31	DO	DO	#lit14,Expr	Do code to PC + Expr, lit14 + 1 times	2	2	None					
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None					
32	ED	ED	Wm*Wm, Acc, Wx, Wy, Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB					
33	EDAC	EDAC	Wm*Wm, Acc, Wx, Wy, Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB					
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None					
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С					
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С					
37	FF1R	FF1R	Ws, Wnd	Find First One from Right (LSb) Side	1	1	С					
38	GOTO	GOTO	Expr	Go to address	2	2	None					
		GOTO	Wn	Go to indirect	1	2	None					
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z					
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z					
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z					
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z					
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z					
		INC2	Ws, Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z					
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z					
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z					
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z					
		IOR	Wb, Ws, Wd	Wd = Wb .IOR. Ws	1	1	N,Z					
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z					
42	LAC	LAC	Wso, #Slit4, Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB					
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None					
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z					
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z					
		LSR	Ws, Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z					
		LSR	Wb, Wns, Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z					
		LSR	Wb, #lit5, Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z					
45	MAC	MAC	Wm*Wn, Acc, Wx, Wxd, Wy, Wyd	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB					
		MAC	AWB Wm*Wm, Acc, Wx, Wxd, Wy, Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB					
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None					
		MOV	f	Move f to f	1	1	None					
		MOV	f, WREG	Move f to WREG	1	1	N,Z					
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None					
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None					
		MOV	Wn,f	Move Wn to f	1	1	None					
		MOV	Wso, Wdo	Move Ws to Wd	1	1	None					
		MOV	WREG, f	Move WREG to f	1	1	None					
		MOV.D	Wns, Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None					
		MOV.D	Ws, Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None					
47	MOVSAC	MOV.D MOVSAC	Acc, Wx, Wxd, Wy, Wyd, AWB	Prefetch and store accumulator	1	1	None					

TABLE 31-54: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHA	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industri -40°C ≤TA ≤+125°C for Extende					
Param No.	Characteristic	Min	Тур	Max	Units	Conditions	
PM1	PMALL/PMALH Pulse Width	_	0.5 Tcy	_	ns	_	
PM2	Address Out Valid to PMALL/PMALH Invalid (address setup time)	_	0.75 Tcy	_	ns	_	
РМ3	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	_	0.25 TcY	_	ns	_	
PM5	PMRD Pulse Width	_	0.5 Tcy	_	ns	_	
PM6	PMRD or PMENB Active to Data In Valid (data setup time)	150	_	_	ns	_	
PM7	PMRD or PMENB Inactive to Data In Invalid (data hold time)	_	_	5	ns	_	

FIGURE 31-32: PARALLEL MASTER PORT WRITE TIMING DIAGRAM



32.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in Section 31.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 31.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 32-8: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AG GHARAGTERIOTIOG	Operating temperature -40°C ≤TA ≤+150°C for High Temperature
	Operating voltage VDD range as described in Table 32-1.

FIGURE 32-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 32-9: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS Standard Operating Conditions: 3.0V to 3.6V (unless other Operating temperature -40°C ≤TA ≤+150°C for High Temper						•	
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 32-12: SPIx MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+150°C for High Temperature					stated)		
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	_	35	ns	_
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	_	_	ns	_
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	_	_	ns	_
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	_	55	ns	See Note 2

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 32-13: SPIx MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

_	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+150°C for High Temperature					stated)
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	1	1	35	ns	_
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25		-	ns	_
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	_	_	ns	_
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	_	55	ns	See Note 2
HSP60	TssL2doV	SDOx Data Output Valid after SSx Edge	_	_	55	ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

^{2:} Assumes 50 pF load on all SPIx pins.

^{2:} Assumes 50 pF load on all SPIx pins.

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 31.0 "Electrical Characteristics"	Updated Typical values for Thermal Packaging Characteristics (see Table 31-3).
	Updated Min and Max values for parameter DC12 (RAM Data Retention Voltage) and added Note 4 (see Table 31-4).
	Updated Power-Down Current Max values for parameters DC60b and DC60c (see Table 31-7).
	Updated Characteristics for I/O Pin Input Specifications (see Table 31-9).
	Updated Program Memory values for parameters 136, 137 and 138 (renamed to 136a, 137a and 138a), added parameters 136b, 137b and 138b, and added Note 2 (see Table 31-12).
	Added parameter OS42 (GM) to the External Clock Timing Requirements (see Table 31-16).
	Updated Watchdog Timer Time-out Period parameter SY20 (see Table 31-21).
	Removed VOMIN, renamed VOMAX to VO, and updated the Min and Max values in the Audio DAC Module Specifications (see Table 31-44).

IPC18 (Interrupt Priority Control 18)	127, 128	AC3	69, 418
IPC2 (Interrupt Priority Control 2)	114	Timer1	
IPC3 (Interrupt Priority Control 3)	115	Timer2/3	199
IPC4 (Interrupt Priority Control 4)	116	Timing Characteristics	
IPC5 (Interrupt Priority Control 5)	117	ČLKO and I/O	372
IPC6 (Interrupt Priority Control 6)	118	Timing Diagrams	
IPC7 (Interrupt Priority Control 7)	119	10-bit ADC Conversion (CHPS<1:0> = 01, SIMSA	AM = 0.
IPC8 (Interrupt Priority Control 8)	120	ASAM = 0, SSRC<2:0> = 000)	
IPC9 (Interrupt Priority Control 9)	121	10-bit ADC Conversion (CHPS<1:0> = 01, SIMSA	
NVMCON (Flash Memory Control)		ASAM = 1, SSRC<2:0> = 111,	
NVMKEY (Nonvolatile Memory Key)		SAMC<4:0> = 00001)	405
OCxCON (Output Compare x Control)	212	10-bit ADC Conversion (CHPS<1:0> = 01, SIMS	
OSCCON (Oscillator Control)		ASAM = 1, SSRC<2:0> = 111, SAMC<	
OSCTUN (FRC Oscillator Tuning)		00001)	
P1DC3 (PWM Duty Cycle 3)		12-bit ADC Conversion (ASAM = 0, SSRC<2:0>	
PLLFBD (PLL Feedback Divisor)		403	,
PMD1 (Peripheral Module Disable Contro		Brown-out Situations	86
158	,	ECAN I/O	
PMD2 (Peripheral Module Disable Contro	Register 2)	External Clock	
160	,	I2Cx Bus Data (Master Mode)	
PMD3 (Peripheral Module Disable Contro	Register 3)	I2Cx Bus Data (Slave Mode)	
161	,	I2Cx Bus Start/Stop Bits (Master Mode)	
PWMxCON1 (PWM Control 1)	220	I2Cx Bus Start/Stop Bits (Slave Mode)	
PWMxCON2 (PWM Control 2)		Input Capture (CAPx)	
PxDC1 (PWM Duty Cycle 1)		Motor Control PWM	
PxDC2 (PWM Duty Cycle 2)		Motor Control PWM Fault	
PxDTCON1 (Dead-Time Control 1)		OC/PWM	
PxDTCON2 (Dead-Time Control 2)		Output Compare (OCx)	
PxFLTACON (Fault A Control)		QEA/QEB Input	
PxOVDCON (Override Control)		QEI Module Index Pulse	
PxSECMP (Special Event Compare)	219	Reset, Watchdog Timer, Oscillator Start-up Time	
PxTCON (PWM Time Base Control). 217,		and Power-up Timer	
PxTMR (PWM Timer Count Value)		Timer1, 2, 3 External Clock	
PxTPER (PWM Time Base Period)		TimerQ (QEI Module) External Clock	
QEICON (QEI Control)		Timing Requirements	
RCON (Reset Control)		ADC Conversion (10-bit mode)	423
SPIxCON1 (SPIx Control 1)	236	ADC Conversion (12-bit Mode)	
SPIxCON2 (SPIx Control 2)	238	CLKO and I/O	
SPIxSTAT (SPIx Status and Control)	235	External Clock	370
SR (CPU Status)		Input Capture	378
T1CON (Timer1 Control)		SPIx Master Mode (CKE = 0)	419
TCxCON (Input Capture x Control)		SPIx Module Master Mode (CKE = 1)	419
TxCON (Type B Time Base Control)		SPIx Module Slave Mode (CKE = 0)	420
TyCON (Type C Time Base Control)		SPIx Module Slave Mode (CKE = 1)	420
UxMODE (UARTx Mode)		Timing Specifications	
UxSTA (UARTx Status and Control)	251	10-bit ADC Conversion Requirements	406
Reset		12-bit ADC Conversion Requirements	
Illegal Opcode		CAN I/O Requirements	
Trap Conflict	86, 87	I2Cx Bus Data Requirements (Master Mode)	396
Uninitialized W Register	79, 87	I2Cx Bus Data Requirements (Slave Mode)	
Reset Sequence	89	Motor Control PWM Requirements	380
Resets	79	Output Compare Requirements	378
S		PLL Clock 3	71, 418
		QEI External Clock Requirements	377
Serial Peripheral Interface (SPI)	233	QEI Index Pulse Requirements	382
Software Reset Instruction (SWR)	86	Quadrature Decoder Requirements	381
Software Simulator (MPLAB SIM)	355	Reset, Watchdog Timer, Oscillator Start-up Time	er,
Software Stack Pointer, Frame Pointer		Power-up Timer and Brown-out Reset	
CALLL Stack Frame	63	Requirements	374
Special Features of the CPU	335	Simple OC/PWM Mode Requirements	379
SPI Module		Timer1 External Clock Requirements	375
SPI1 Register Map	50	Timer2 External Clock Requirements	376
Symbols Used in Opcode Descriptions	346	Timer3 External Clock Requirements	376
System Control		U	
Register Map	61, 62	-	
Т		UART Module	
		UART1 Register Map	
Temperature and Voltage Specifications		Universal Asynchronous Receiver Transmitter (UART) 247