

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	21
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64mc802-h-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





TABLE 4-15: SPI1 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL	—	—	—	_	_	—	SPIROV	—	—		—	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>	>	PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI1BUF	0248						5	SPI1 Transi	mit and Red	ceive Buffe	r Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-16: SPI2 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT	0260	SPIEN	—	SPISIDL	—	—	—	_	—	—	SPIROV	_	_	—	—	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>	>	PPRE	<1:0>	0000
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI2BUF	0268						5	SPI2 Trans	mit and Re	ceive Buffer	r Register							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-17: ADC1 REGISTER MAP FOR dsPIC33FJ64MC202/802, dsPIC33FJ128MC202/802 AND dsPIC33FJ32MC302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Da	ata Buffer 0								XXXX
AD1CON1	0320	ADON	—	ADSIDL	ADDMABM	—	AD12B	FOR	M<1:0>		SSRC<2:0>		_	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	١	/CFG<2:0	>	_	_	CSCNA	CHP	S<1:0>	BUFS	_		SMP	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	_	_		5	SAMC<4:0>						ADCS	<7:0>				0000
AD1CHS123	0326	_	—	_	_	_	CH1231	NB<1:0>	CH123SB	_	_	_	_	_	CH123	NA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	_	_		C	H0SB<4:0	>		CH0NA	_	_		С	H0SA<4:0	>		0000
AD1PCFGL	032C	_	—	_	_	_	—	_	_	_	_	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	_	—	_	_	_	—	_	_	_	_	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	_	_	_	_	_	_		_		_	_		_		DMABL<2:	0>	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

IABLE 4-2	:3: E		KEGIS I				RL1.W	III = I		SPIC33F	J12810	802/804	AND ds	SPIC33F		<u>802/804</u>		-
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E								See defini	tion when \	WIN = x							
C1BUFPNT1	0420		F3BF	P<3:0>			F2BF	P<3:0>			F1BP	<3:0>			F0BP	<3:0>		0000
C1BUFPNT2	0422		F7BF	P<3:0>			F6BF	P<3:0>			F5BP	<3:0>			F4BP	<3:0>		0000
C1BUFPNT3	0424		F11BI	P<3:0>			F10B	P<3:0>			F9BP	<3:0>			F8BP	<3:0>		0000
C1BUFPNT4	0426		F15B	P<3:0>			F14B	P<3:0>			F13BF	P<3:0>			F12BF	°<3:0>		0000
C1RXM0SID	0430				SID	<10:3>					SID<2:0>		_	MIDE		EID<1	17:16>	XXXX
C1RXM0EID	0432				EID	<15:8>							EID<	7:0>				XXXX
C1RXM1SID	0434				SID	<10:3>					SID<2:0>		_	MIDE		EID<1	17:16>	XXXX
C1RXM1EID	0436				EID	<15:8>							EID<	7:0>				XXXX
C1RXM2SID	0438				SID	<10:3>					SID<2:0>		_	MIDE	_	EID<1	17:16>	XXXX
C1RXM2EID	043A				EID	<15:8>							EID<	7:0>				XXXX
C1RXF0SID	0440		SID<10:3> EID<15:8>								SID<2:0>		_	EXIDE	_	EID<1	17:16>	XXXX
C1RXF0EID	0442		EID<15:8> SID<10:3>										EID<	7:0>				XXXX
C1RXF1SID	0444		SID<10:3> EID<15:8>								SID<2:0>		—	EXIDE	_	EID<1	17:16>	XXXX
C1RXF1EID	0446		SID<10:3> EID<15:8>										EID<	7:0>				XXXX
C1RXF2SID	0448		EID<15:8> SID<10:3>								SID<2:0>		_	EXIDE	_	EID<1	17:16>	XXXX
C1RXF2EID	044A				EID	<15:8>							EID<	7:0>				XXXX
C1RXF3SID	044C				SID	<10:3>					SID<2:0>		—	EXIDE	_	EID<1	17:16>	XXXX
C1RXF3EID	044E				EID	<15:8>							EID<	7:0>				XXXX
C1RXF4SID	0450				SID	<10:3>					SID<2:0>		—	EXIDE	_	EID<'	17:16>	XXXX
C1RXF4EID	0452				EID	<15:8>							EID<	7:0>				XXXX
C1RXF5SID	0454				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<1	17:16>	XXXX
C1RXF5EID	0456				EID	<15:8>							EID<	7:0>				XXXX
C1RXF6SID	0458				SID	<10:3>					SID<2:0>		—	EXIDE	_	EID<1	17:16>	XXXX
C1RXF6EID	045A				EID∙	<15:8>							EID<	7:0>				XXXX
C1RXF7SID	045C				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<1	17:16>	XXXX
C1RXF7EID	045E				EID	<15:8>							EID<	7:0>				XXXX
C1RXF8SID	0460				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<1	17:16>	XXXX
C1RXF8EID	0462				EID	<15:8>							EID<	7:0>				XXXX
C1RXF9SID	0464				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<1	17:16>	XXXX
C1RXF9EID	0466				EID	<15:8>							EID<	7:0>				XXXX
C1RXF10SID	0468				SID	<10:3>					SID<2:0>			EXIDE		EID<1	17:16>	XXXX
C1RXF10EID	046A				EID	<15:8>							EID<	7:0>				XXXX
C1RXF11SID	046C				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<1	17:16>	XXXX

~~ AOTOLA MAIN AND -I- DIOOOF IO (BLOOOO/00 /)

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

TABLE 4-23: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 (FOR dsPIC33FJ128MC802/804 AND dsPIC33FJ64MC802/804) (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11EID	046E				EID<	:15:8>							EID<	7:0>				XXXX
C1RXF12SID	0470				SID<	:10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	XXXX
C1RXF12EID	0472		EID<15:8>									EID<	7:0>				XXXX	
C1RXF13SID	0474		SID<10:3>							SID<2:0>		—	EXIDE	—	EID<1	7:16>	XXXX	
C1RXF13EID	0476				EID<	:15:8>							EID<	7:0>				XXXX
C1RXF14SID	0478				SID<	:10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	XXXX
C1RXF14EID	047A				EID<	:15:8>							EID<	7:0>				XXXX
C1RXF15SID	047C		SID<10:3>								SID<2:0>			EXIDE	_	EID<1	7:16>	XXXX
C1RXF15EID	047E				EID<	:15:8>							EID<	7:0>				XXXX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-29: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620						Alarm Valu	ue Register	Nindow base	ed on AP	TR<1:0>							xxxx
ALCFGRPT	0622	ALRMEN	CHIME		AMASK	<3:0>		ALRMP	TR<1:0>				A	RPT<7:0>				0000
RTCVAL	0624						RTCC Value	e Register W	indow based	d on RTC	PTR<1:0>	•						XXXX
RCFGCAL	0626	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPT	R<1:0>				(CAL<7:0>				0000
PADCFG1	02FC	—	_	—	_	—	-	—	—	_	—	_	_	—	_	RTSECSEL	PMPTTL	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-30: CRC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRCCON	0640	-	—	CSIDL		V	WORD<4:0	>		CRCFUL	CRCMPT	_	CRCGO		PLEN	<3:0>		0000
CRCXOR	0642								X<1	5:0>								0000
CRCDAT	0644							(CRC Data Ir	nput Registe	er							0000
CRCWDAT	0646								CRC Resu	ult Register								0000

Legend: — = unimplemented, read as '0'.

TABLE 4-31: DUAL COMPARATOR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMCON	0630	CMIDL	—	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN	C1OUTEN	C2OUT	C1OUT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS	0000
CVRCON	0632		-	-		-		_	_	CVREN	CVROE	CVRR	CVRSS		CVR	<3:0>		0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-32: PORTA REGISTER MAP FOR dsPIC33FJ128MC202/802, dsPIC33FJ64MC202/802 AND dsPIC33FJ32MC302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	_	—	—	_	—	_	_	—	—	_		TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	001F
PORTA	02C2	—	-	-	—	-	_	—	—	_	—	-	RA4	RA3	RA2	RA1	RA0	XXXX
LATA	02C4	—	_	—	_	—	_	_	—	—	—		LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
ODCA	02C6	—	-	—	—	—	_	_	—	_	—	-	-	-	_	—	—	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2007-2012 Microchip Technology Inc.

Symbol	Parameter	Value
VPOR	POR threshold	1.8V nominal
TPOR	POR extension time	30 μs maximum
VBOR	BOR threshold	2.5V nominal
TBOR	BOR extension time	100 μs maximum
TPWRT	Programmable power-up time delay	0-128 ms nominal
TFSCM	Fail-Safe Clock Monitor Delay	900 μs maximum

	TABLE 6-2:	OSCILLATOR PARAMETERS
--	------------	------------------------------

Note: When the device exits the Reset condition (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges, otherwise, the device may not function correctly. The user application must ensure that the delay between the time power is first applied, and the time SYSRST becomes inactive, is long enough to get operating parameters all within specification.

6.4 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed. The delay TPOR ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to Section 31.0 "Electrical Characteristics" for details.

The POR status bit (POR) in the Reset Control register (RCON<0>) is set to indicate the Power-on Reset.

6.4.1 Brown-out Reset (BOR) and Power-up Timer (PWRT)

The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.

The BOR status bit (BOR) in the Reset Control register (RCON<1>) is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select bits (FPWRT<2:0>) in the POR Configuration register (FPOR<2:0>), which provides eight settings (from 0 ms to 128 ms). Refer to **Section 28.0 "Special Features"** for further details.

Figure 6-3 shows the typical brown-out scenarios. The reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point



BROWN-OUT SITUATIONS FIGURE 6-3:

6.5 **External Reset (EXTR)**

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to Section 31.0 "Electrical Characteristics" for minimum pulse width specifications. The External Reset (MCLR) Pin bit (EXTR) in the Reset Control register (RCON<7>) is set to indicate the MCLR Reset.

EXTERNAL SUPERVISORY CIRCUIT 6.5.0.1

Many systems have external supervisory circuits that generate reset signals to Reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to Reset the device when the rest of system is Reset.

6.5.0.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to Reset the device, the external reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.6 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not re-initialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the reset vector fetch will commence.

The Software Reset (Instruction) Flag bit (SWR) in the Reset Control register (RCON<6>) is set to indicate the software Reset.

6.7 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag bit (WDTO) in the Reset Control register (RCON<4>) is set to indicate the Watchdog Reset. Refer to Section 28.4 "Watchdog Timer (WDT)" for more information on Watchdog Reset.

6.8 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag bit (TRAPR) in the Reset Control register (RCON<15>) is set to indicate the Trap Conflict Reset. Refer to Section 7.0 "Interrupt Controller" for more information on trap conflict Resets.

REGISTER 7	7-10: IEC0:	INTERRUPT	ENABLE C	ONTROL RE	EGISTER 0						
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE				
bit 15	·			·	÷		bit 8				
DAMO		DAALO	DAMA	DAMO	D /// 0		DAAUO				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
I ZIE	OCZIE	IC2IE	DMAUE	ITTE	OCTIE	ICTIE	IN TUIE				
DIL 7							DILU				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimple	emented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cl	eared	x = Bit is unkr	iown				
bit 15	Unimplemer	nted: Read as	0'								
bit 14	DMA1IE: DM	IA Channel 1 E	ata Transfer (Complete Inte	rrupt Enable bit						
	1 = Interrupt	request enable	ed abled								
hit 13		1 Conversion (Complete Inter	runt Enable b	it						
Sit 10	1 = Interrupt	request enable	d		it.						
	0 = Interrupt	request not en	abled								
bit 12	U1TXIE: UAF	U1TXIE: UART1 Transmitter Interrupt Enable bit									
	1 = Interrupt	request enable	d								
L:1 44		request not en	abled	1							
	1 = Interrupt request enabled										
	0 = Interrupt	request not en	abled								
bit 10	SPI1IE: SPI1	Event Interrup	t Enable bit								
	1 = Interrupt	request enable	d								
	0 = Interrupt	request not en	abled								
bit 9	SPI1EIE: SP	SPI1EIE: SPI1 Error Interrupt Enable bit									
	 Interrupt request enabled 0 = Interrupt request not enabled 										
bit 8	T3IE: Timer3	Interrupt Enab	ole bit								
	1 = Interrupt	request enable	d								
	0 = Interrupt	request not en	abled								
bit 7	T2IE: Timer2	Interrupt Enab	ole bit								
	1 = Interrupt	1 = Interrupt request enabled									
hit 6	OC2IE: Outo	ut Compare Ch	nannel 2 Interi	runt Enable bi	ŀ						
Sit 0	1 = Interrupt	request enable	d		L .						
	0 = Interrupt	request not en	abled								
bit 5	IC2IE: Input (Capture Chanr	el 2 Interrupt	Enable bit							
	1 = Interrupt	request enable	d								
h :+ 4		request not en	abled	Complete Inte	www.mt.Enchla.hit						
DIT 4	1 = Interrupt	IA Channel U L	ata Transfer (rrupt Enable bit						
	0 = Interrupt	request not en	abled								
bit 3	T1IE: Timer1	Interrupt Enab	ole bit								
	1 = Interrupt 0 = Interrupt	request enable request not en	d abled								

© 2007-2012 Microchip Technology Inc.

REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	_	—		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	_	DMA3IP<2:0>		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-3 Unimplemented: Read as '0'

bit 2-0 DMA3IP<2:0>: DMA Channel 3 Data Transfer Complete Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER	11-4: RPIN	I: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4									
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
—	_				T5CKR<4:0>	•					
bit 15							bit 8				
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
	—	—			T4CKR<4:0>	•					
bit 7							bit 0				
Legend:											
R = Readabl	e bit	W = Writable	bit	bit U = Unimplemented bit, read as '0'							
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unk	nown				
bit 12-8 bit 7-5 bit 4-0	Unimpleme T5CKR<4:0: 11111 = Inp 11001 = Inp	nted: Read as >: Assign Timer ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as >: Assign Timer ut tied to Vss ut tied to RP25	⁻⁰ ⁻⁵ External Cl ⁻⁰ , ⁻⁴ External Cl	ock (T5CK) to t ock (T4CK) to t	the correspondi	ng RPn pin ng RPn pin					
	00001 = Inp	ut tied to RP1									

00000 = Input tied to RP0

16.4 PWM Control Registers

REGISTER 16-1: PXTCON: PWM TIME BASE CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
PTEN	—	PTSIDL	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PTOPS	<3:0>		PTCKPS<1:0>		PTMOD<1:0>	
bit 7							bit 0

Legend:									
R = Readable I	oit	W = Writable bit	U = Unimplemented bit, read	as '0'					
-n = Value at P	OR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15	PTEN: PWM	Time Base Timer Enable bit							
	1 = PWM time 0 = PWM time	e base is on e base is off							
bit 14	Unimplemented: Read as '0'								
bit 13	PTSIDL: PWM Time Base Stop in Idle Mode bit 1 = PWM time base halts in CPU Idle mode 0 = PWM time base runs in CPU Idle mode								
bit 12-8	Unimplement	ted: Read as '0'							
bit 7-4	PTOPS<3:0>:	: PWM Time Base Output Po	stscale Select bits						
	1111 = 1:16 p	oostscale							
	•								
	•								
	•								
	0001 = 1:2 pc 0000 = 1:1 pc	ostscale ostscale							
bit 3-2	PTCKPS<1:0	>: PWM Time Base Input Clo	ock Prescale Select bits						
	11 = PWM tim 10 = PWM tim 01 = PWM tim 00 = PWM tim	ne base input clock period is ne base input clock period is ne base input clock period is ne base input clock period is	64 Tcy (1:64 prescale) 16 Tcy (1:16 prescale) 4 Tcy (1:4 prescale) Tcy (1:1 prescale)						
bit 1-0	PTMOD<1:0>	: PWM Time Base Mode Sel	ect bits						
	11 = PWM tim PWM up	ne base operates in a Contin dates	uous Up/Down Count mode w	ith interrupts for double					
	10 = PWM tim	ne base operates in a Continu	uous Up/Down Count mode						
	01 = PWM tim	e base operates in Single P base operates in a Free-R	ulse mode						





FIGURE 22-3: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



24.1 Comparator Resources

Many useful resources related to Comparators are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwprod-
	ucts/Devices.aspx?dDoc-
	Name=en532315

24.1.1 KEY RESOURCES

- Section 34. "Comparators" (DS70212)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

FIGURE 31-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS



TABLE 31-26: INPUT CAPTURE TIMING REQUIREMENTS

			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol Characteristic ⁽¹⁾			Min	Мах	Units	Conditions		
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20		ns			
			With Prescaler	10	-	ns			
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20		ns			
			With Prescaler	10		ns			
IC15	TccP	ICx Input Period		(Tcy + 40)/N		ns	N = prescale value (1, 4, 16)		

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 31-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS



TABLE 31-27: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions		
OC10	TccF	OCx Output Fall Time	_	_		ns	See parameter D032		
OC11	TccR	OCx Output Rise Time	— — ns See parameter D031						

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 32-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	_	35	ns	_	
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	—	—	ns	_	
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	—	—	ns	_	
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	_	55	ns	See Note 2	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

TABLE 32-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+150°C for High Temperature						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge			35	ns	_	
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	—	—	ns	_	
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	—	—	ns	_	
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	—	55	ns	See Note 2	
HSP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	55	ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	Ν	28			
Pitch	е		0.65 BSC		
Overall Height	А	0.80 0.90 1.00			
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	Е		6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.70	
Overall Length	D		6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.70	
Contact Width	b	0.23 0.38 0.4			
Contact Length	L	0.30 0.40 0.50			
Contact-to-Exposed Pad	К	0.20	_	_	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

Section Name	Update Description	
Section 30.0 "Electrical Characteristics"	Updated Max MIPS for temperature range of -40°C to +125°C in Table 30-1	
	Updated typical values in Thermal Packaging Characteristics in Table 30-3	
	Added parameters DI11 and DI12 to Table 30-9	
	Updated minimum values for parameters D136 (TRw) and D137 (TPE) and removed typical values in Table 30-12	
	Added Extended temperature range to Table 30-13	
	Updated Note 2 in Table 30-38	
	Updated parameter AD63 and added Note 3 to Table 30-42 and Table 30-43	

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Revision D (November 2009)

The revision includes the following global update:

• Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE A-3: MAJOR SECTION UPDATES

Section Name	Update Description	
"High-Performance, 16-bit Digital Signal Controllers"	Added information on high temperature operation (see " Operating Range: ").	
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 11.2 " Open-Drain Configuration ".	
Section 20.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.	
Section 22.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"	Updated the ADC block diagrams (see Figure 22-1 and Figure 22-2).	
Section 23.0 "Audio Digital-to-Analog	Removed last sentence of the first paragraph in the section.	
Converter (DAC)"	Added a shaded note to Section 23.2 "DAC Module Operation".	
	Updated Figure 23-2: "Audio DAC Output for Ramp Input (Unsigned)".	
Section 28.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in Section 28.1 "Configuration Bits" .	
	Updated the Device Configuration Register Map (see Table 28-1).	
Section 31.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.	
	Removed parameters DI26, DI28 and DI29 from the I/O Pin Input Specifications (see Table 31-9).	
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 31-17).	
	Removed Table 31-45: Audio DAC Module Specifications. Original contents were updated and combined with Table 31-44 of the same name.	
Section 32.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.	
"Product Identification System"	Added the "H" definition for high temperature.	

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Microchip Trader Architecture — Flash Memory Fa Program Memory Product Group Pin Count — Tape and Reel Fla Temperature Ran Package — Pattern —	nark — mily — v Size (Kl ag (if app ge —	dsPIC 33 FJ 32 MC3 02 T E / SP - XXX	Examples: a) dsPIC33FJ32MC302-E/SP: Motor Control dsPIC33, 32 KB program memory, 28-pin, Extended temperature, SPDIP package.
Architecture:	33 =	16-bit Digital Signal Controller	
Flash Memory Family:	FJ :	Flash program memory, 3.3V	
Product Group:	MC2 = MC3 = MC8 =	Motor Control family Motor Control family Motor Control family	
Pin Count:	02 = 04 =	28-pin 44-pin	
Temperature Range:	I = E = H =	-40° C to+85° C (Industrial) -40° C to+125° C (Extended) -40° C to+150° C (High)	
Package:	SP = SO = ML = MM = PT =	Skinny Plastic Dual In-Line - 300 mil body (SPDIP) Plastic Small Outline - Wide - 300 mil body (SOIC) Plastic Quad, No Lead Package - 8x8 mm body (QFN) Plastic Quad, No Lead Package - 6x6x0.9 body (QFN-S) Plastic Thin Quad Flatpack - 10x10x1 mm body (TQFP)	