

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	35
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b; D/A 6x16b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64mc804-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.0 MEMORY ORGANIZATION

Note:	This data sheet summarizes the features
	of the dsPIC33FJ32MC302/304,
	dsPIC33FJ64MCX02/X04 and
	dsPIC33FJ128MCX02/X04 family of
	devices. It is not intended to be a
	comprehensive reference source. To
	complement the information in this data
	sheet, refer to Section 4. "Program
	Memory" (DS70203) of the "dsPIC33F/
	PIC24H Family Reference Manual", which
	is available from the Microchip web site
	(www.microchip.com).

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access to program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.8 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory map for the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices is shown in Figure 4-1.

FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 AND dsPIC33FJ128MCX02/X04 DEVICES

	dsPIC33FJ32MC302/304	dsPIC33FJ64MCX02/X04	dsPIC33FJ128MCX02/X04	
▲	GOTO Instruction	GOTO Instruction	GOTO Instruction 0x000000 Reset Address 0x000002	
	Interrupt Vector Table	Interrupt Vector Table	Interrupt Vector Table	
	Reserved	Reserved	0x0000FE	
		Alternate Vector Table	Alternate Vector Table 0x000104	
			0x0001FE	
Space	User Program Flash Memory (11264 instructions)	User Program Flash Memory	0x0057FE	
Memory 3		(22016 Instructions)	User Program Flash Memory (44032 instructions)	
User	Unimplemented			
	(Read '0's)	Unimplemented	0.046755	
	((Read '0's)	0x0157FE 0x015800	
		(Redu 03)		
			Unimplemented	
			(Read '0's)	
•			0x7FFFE	
Î	Reserved	Reserved	0x800000 Reserved	
ry Space	Device Configuration	Device Configuration	Device Configuration OxF7FFE OxF80000 Registers OxF80017	
ation Memo	Reserved	Reserved	Reserved	
nfigui			0xFEFFFE	
ပိ	DEVID (2)	DEVID (2)	DEVID (2) 0xFF0000 0xFF0002	
<u> </u>	Reserved	Reserved	Reserved	
Note	: Memory areas are not show	vn to scale.		

4.6.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (such as [W7 + W2]) is used, Modulo Address correction is performed, but the contents of the register remain unchanged.

4.7 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Therefore, the only operand requiring reversal is the modifier.

4.7.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled in any of these situations:

- The BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

The XB<14:0> bits is the Bit-Reversed Address modifier, or pivot point, which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note: All bit-reversed EA calculations assume word-sized data (LSb of every EA is always clear). The XB value is scaled accordingly to generate compatible (byte) addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data, and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB), and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: The Modulo Addressing and Bit-Reversed Addressing should not be enabled together. If an application attempts to do so, Bit-Reversed Addressing assumes priority when active for the X WAGU and X WAGU, Modulo Addressing is disabled. However, Modulo Addressing continues to function in the X RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN bit (XBREV<15>), a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.



- **Note 1:** The Least Significant bit (LSb) of program space addresses is always fixed as '0' to maintain word alignment of data in the program and data spaces.
 - **2:** Table operations are not required to be word aligned. Table read operations are permitted in the configuration memory space.

4.8.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. The TBLRDL and TBLWTL access the space that contains the least significant data word. The TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
- In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. The phantom byte (D<15:8>), is always '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper phantom byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). The TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.



FIGURE 4-10: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0 ⁽¹⁾	
	_			_		_	PLLDIV<8>	
bit 15							bit 8	
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	
			PLLD	IV<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read a		l as '0'	as '0'	
-n = Value at P	OR	'1' = Bit is set	'0' = Bit is cleared		eared	x = Bit is unk	nown	
bit 15-9	Unimplemen	ted: Read as ')'					
bit 8-0	PLLDIV<8:0>	PLL Feedbac	k Divisor bits	(also denoted	as 'M', PLL mu	ltiplier)		
	111111111	= 513						
	•							
	•							
• 00011000								
		= 50 (default)						
	•							
	•							
	•							
	000000010=	= 4						
	00000001 -	- 3						

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER⁽¹⁾

000000001 = 3000000000 = 2

Note 1: This register is reset only on a Power-on Reset (POR).

NOTES:

REGISTER 11-19: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—			—	—		—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	_			SS2R<4:0>		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set	t '0' = Bit is cleared x = Bit is unknown			nown	

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS2R<4:0>: Assign SPI2 Slave Select Input (SS2) to the corresponding RPn pin

11111 = Input tied to Vss 11001 = Input tied to RP25 • • • • • • • • • •

00000 = Input tied to RP0

U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 ____ ____ ____ ____ _ ___ ____ ____ bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 C1RXR<4:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '1' = Bit is set -n = Value at POR '0' = Bit is cleared x = Bit is unknown

REGISTER 11-20: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26⁽¹⁾

bit 15-5 Unimplemented: Read as '0'

Note 1: This register is disabled on devices without an ECAN[™] module.

12.2 Timer1 Control Register

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON		TSIDL								
bit 15					•		bit 8			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
—	TGATE	TCKPS	S<1:0>	—	TSYNC	TCS	—			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	TON: Timer1	On bit								
	1 = Starts 16-	bit Timer1								
b : t d d	0 = Stops 16		-1							
DIL 14		teo: Read as (J							
DIT 13	1 SIDL: Stop I	SIDL: Stop in Idle Mode bit								
	 L = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode 									
bit 12-7	Unimplemen	ted: Read as ')'							
bit 6	TGATE: Time	r1 Gated Time	Accumulation	n Enable bit						
	When TCS = 1:									
	This bit is igno	his bit is ignored.								
	When TCS = 0:									
	 a Gated time accumulation enabled a Gated time accumulation disabled 									
bit 5-4	TCKPS<1:0>	Timer1 Input (Clock Prescale	e Select bits						
	11 = 1 : 256	par e								
	10 = 1:64	0 = 1:64								
	01 = 1:8									
hit 2	00 = 1.1	ted: Dood on "	٦							
bit 2	Unimplemented: Read as 10									
	When TCS =		Jok input Synt							
	1 = Synchroni	<u>⊥.</u> ize external clo	ck input							
	0 = Do not sy	nchronize exte	rnal clock inpu	ut						
	When TCS =	<u>0:</u>								
1.11 A	This bit is igno	ored.	No. 1. 1. 1. 1. 1. 1.							
bit 1	ICS: Timer1	Clock Source S	Select bit							
	$\perp = \perp xternal c$ 0 = Internal cl	ock from pin 1 ock (FCY)		ising edge)						
bit 0	Unimplemen	ted: Read as ')'							

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

The Timer2/3 and Timer4/5 modules can operate in one of the following modes:

- · Timer mode
- · Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous Counter mode, the input clock is derived from the external clock input at TxCK pin.

The timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are given in the Table 13-1.

TABLE 13-1: T	IMER MODE SETTINGS
---------------	--------------------

Mode	TCS	TGATE
Timer	0	0
Gated timer	0	1
Synchronous counter	1	х

13.1 16-bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

Note:	Only Timer2 and Timer3 can trigger a	ł
	DMA data transfer.	

13.2 32-bit Operation

A 32-bit timer module can be formed by combining a Type B and a Type C 16-bit timer module. For 32-bit timer operation, the T32 control bit in the Type B Timer Control register (TxCON<3>) must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control register (TxCON) bits are required for setup and control. Type C timer control register bits are ignored (except TSIDL bit).

For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.

The Type B and Type C timers that can be combined to form a 32-bit timer are listed in Table 13-2.

TABLE 13-2: 32-BIT TIMER

TYPE B Timer (Isw)	TYPE C Timer (msw)
Timer2	Timer3
Timer4	Timer5

A block diagram representation of the 32-bit timer module is shown in Figure 13-3. The 32-timer module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- · Synchronous Counter mode

To configure the features of Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 control bit.
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3 or PR5 contains the most significant word of the value, while PR2 or PR4 contains the least significant word.
- If interrupts are required, set the interrupt enable bits, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0> to set the interrupt priority. While Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2 or TMR5:TMR4, which always contains the most significant word of the count, while TMR2 or TMR4 contains the least significant word.

REGISTER	13-2. Tycow	. TIMER CO		GISTER (y -	3013)				
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON ⁽²⁾		TSIDL ⁽¹⁾	_	—	_	—			
bit 15						· · ·	bit 8		
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0		
_	TGATE ⁽²⁾	TCKPS	<1:0> ⁽²⁾	_	—	TCS ⁽²⁾			
bit 7							bit C		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, reac	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own		
bit 15	TON: Timery	On bit ⁽²⁾							
	1 = Starts 16-	1 = Starts 16-bit Timerx							
	0 = Stops 16-		- 1						
Dit 14	Unimplemen	ted: Read as "). (1)						
DIT 13	I SIDL: Stop I	n Idle Mode bit	(·)	vian optovo Idlo					
	1 = Discontinue 0 = Continue	timer operation	i in Idle mode	nce enters idie	mode				
bit 12-7	Unimplemen	ted: Read as ') '						
bit 6	TGATE: Time	rx Gated Time	Accumulation	n Enable bit ⁽²⁾					
	When TCS = 1 :								
	This bit is ignored.								
	When TCS =	When TCS = 0:							
	1 = Gated tim 0 = Gated tim	e accumulation	n disabled						
bit 5-4	TCKPS<1:0>	: Timerx Input	Clock Presca	le Select bits ⁽²)				
	11 = 1:256 pr	escale value							
	10 = 1:64 pre	10 = 1:64 prescale value							
	01 = 1:8 prescale value								
	00 = 1:1 pres	00 = 1:1 prescale value							
Dit 3-2		ted: Read as 1) [.]						
bit 1	1CS: TimerX								
	$\perp = \Box x e mai c$	ock (Fosc/2)	ν μιτ						
bit 0	Unimplement	ted: Read as '	ר י						
5.0	emplemen		<u>,</u>						

REGISTER 13-2: TyCON: TIMER CONTROL REGISTER (y = 3 or 5)

Note 1: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), these bits have no effect.

20.1 UART Helpful Tips

- 1. In multi-node direct-connect UART networks, UART receive inputs react the to complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the idle state, the default of which is logic high, (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a start bit detection and will cause the first byte received after the device has been initialized to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UART module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock relative to the incoming UxRX bit timing is no longer synchronized, resulting in the first character being invalid. This is to be expected.

20.2 UART Resources

Many useful resources related to UART are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532315

20.2.1 KEY RESOURCES

- Section 17. "UART" (DS70188)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

BUFFER 21-5: ECAN™ MESSAGE BUFFER WORD 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	rte 3			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	rte 2			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 Byte 3<15:8>: ECAN™ Message byte 3

bit 7-0 Byte 2<7:0>: ECAN Message byte 2

BUFFER 21-6: ECAN™ MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
	Byte 5								
bit 15 bit 8									

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
Byte 4									
bit 7							bit 0		
Legend:									
R = Readable b	bit	W = Writable bi	t	U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown	ı		

bit 15-8 Byte 5<15:8>: ECAN™ Message byte 5

bit 7-0 Byte 4<7:0>: ECAN Message byte 4

REGISTER 22-7:	AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW ^(1,2)
REGISTER 22-7:	AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW ^{(1,2}

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	CSS8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7					•		bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unk				nown			

bit 15-9 Unimplemented: Read as '0'

bit 8-0 CSS<8:0>: ADC Input Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

Note 1: On devices without nine analog inputs, all AD1CSSL bits can be selected by user application. However, inputs selected for scan without a corresponding input on device converts VREFL.

2: CSSx = ANx, where x = 0 through 8.

REGISTER 22-8: AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW^(1,2,3)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	_	—	—	PCFG8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

bit 8-0 PCFG<8:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

Note 1: On devices without nine analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.

- **2:** PCFGx = ANx, where x = 0 through 8.
- **3:** PCFGx bits have no effect if ADC module is disabled by setting the ADxMD bit in the PMDx register. In this case, all port pins are multiplexed with ANx will be in Digital mode.

25.3 RTCC Registers

R/W-0 U-0 R/W-0 R-0 R-0 R/W-0 R/W-0 R/W-0 RTCEN⁽²⁾ RTCWREN RTCSYNC HALFSEC⁽³⁾ RTCOE RTCPTR<1:0> ____ bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CAL<7:0> bit 7 bit 0 Leaend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown RTCEN: RTCC Enable bit⁽²⁾ bit 15 1 = RTCC module is enabled 0 = RTCC module is disabled bit 14 Unimplemented: Read as '0' bit 13 RTCWREN: RTCC Value Registers Write Enable bit 1 = RTCVALH and RTCVALL registers can be written to by the user 0 = RTCVALH and RTCVALL registers are locked out from being written to by the user bit 12 RTCSYNC: RTCC Value Registers Read Synchronization bit 1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid 0 = RTCVALH, RTCVALL or ALCFGRPT register can be read without concern over a rollover ripple HALFSEC: Half-Second Status bit(3) bit 11 1 = Second half period of a second 0 = First half period of a second bit 10 RTCOE: RTCC Output Enable bit 1 = RTCC output enabled 0 = RTCC output disabled bit 9-8 RTCPTR<1:0>: RTCC Value Register Window Pointer bits Points to the corresponding RTCC Value registers when reading RTCVALH and RTCVALL registers; the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'. RTCVAL<15:8>: 11 = Reserved 10 = MONTH 01 = WEEKDAY 00 = MINUTESRTCVAL<7:0>: 11 = YEAR 10 = DAY 01 = HOURS 00 = SECONDS

REGISTER 25-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

Note 1: The RCFGCAL register is only affected by a POR.

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

NOTES:

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq + 85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended						
Parameter No. ⁽³⁾	Typical ⁽²⁾	Мах	Units	nits Conditions					
Idle Current (li	DLE): Core OF	F Clock ON	Base Curren	t ⁽¹⁾					
DC40d	8	10	mA	-40°C					
DC40a	8	10	mA	+25°C					
DC40b	9	10	mA	+85°C	3.3V	10 MIPS			
DC40c	10	13	mA	+125°C					
DC41d	13	15	mA	-40°C		16 MIPS			
DC41a	13	15	mA	+25°C	3.31/				
DC41b	13	16	mA	+85°C	0.0 V	TO IVITE S			
DC41c	13	19	mA	+125°C					
DC42d	15	18	mA	-40°C					
DC42a	16	18	mA	+25°C	3.31/				
DC42b	16	19	mA	+85°C	5.5V	20 WIF 3			
DC42c	17	22	mA	+125°C					
DC43d	23	27	mA	-40°C					
DC43a	23	26	mA	+25°C	2.21/				
DC43b	24	28	mA	+85°C	3.3V	30 IVIIF 3			
DC43c	25	31	mA	+125°C					
DC44d	31	42	mA	-40°C					
DC44a	31	36	mA	+25°C	3.31/				
DC44b	32	39	mA	+85°C	3.3V	40 101153			
DC44c	34	43	mA	+125°C					

TABLE 31-6: DC CHARACTERISTICS: IDLE CURRENT (lidle)

Note 1: Base IIDLE current is measured as follows:

 CPU core is off (i.e., Idle mode), oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration word
- External Secondary Oscillator disabled (i.e., SOSCO and SOSCI pins configured as digital I/O inputs)
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero)
- JTAG is disabled
- 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- 3: These parameters are characterized but not tested in manufacturing.

FIGURE 31-2: EXTERNAL CLOCK TIMING



TABLE 31-16: EXTERNAL CLOCK TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			rating Co vise state perature	onditions: 3.0V to 3.6V ed) -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended			
Param No.	Symb	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions	
OS10 FIN		External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC		40	MHz	EC	
		Oscillator Crystal Frequency	3.5	_	10	MHz	ХТ	
			10	—	40	MHz	HS	
			_	—	33	kHz	Sosc	
			3.5		10	MHz	AUX_OSC_FIN	
OS20	Tosc	Tosc = 1/Fosc	12.5	—	DC	ns	—	
OS25	TCY	Instruction Cycle Time ⁽²⁾	25		DC	ns	—	
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc		0.625 x Tosc	ns	EC	
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—		20	ns	EC	
OS40	TckR	CLKO Rise Time ⁽³⁾	—	5.2	—	ns	—	
OS41	TckF	CLKO Fall Time ⁽³⁾	<u> </u>	5.2	—	ns	—	
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V TA = +25°C	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Instruction cycle period (Tcr) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

FIGURE 31-9: OC/PWM MODULE TIMING CHARACTERISTICS



TABLE 31-28: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Condition				Conditions	
OC15	Tfd	Fault Input to PWM I/O Change	_	_	Tcy + 20	ns	_	
OC20	TFLT	Fault Input Pulse Width	Tcy + 20	—	—	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

AC CHA		ISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param.	Symbol	Charac	teristic	Min	Мах	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	-	μs	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	—	μs	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5	_	μs	—	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μs	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	—	μs	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5	_	μs	—	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	100	ns		
IS21	1 TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	300	ns		
IS25	TSU:DAT	Data Input	100 kHz mode	250	—	ns	—	
		Setup Time	400 kHz mode	100	—	ns		
		1 MHz mode ⁽¹⁾	100	—	ns			
IS26	THD:DAT	Data Input	100 kHz mode	0	—	μs	—	
		Hold Time	400 kHz mode	0	0.9	μs		
			1 MHz mode ⁽¹⁾	0	0.3	μs		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	—	μs	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6	—	μs	Start condition	
			1 MHz mode ⁽¹⁾	0.25	—	μs		
IS31	THD:STA	Start Condition	100 kHz mode	4.0	—	μs	After this period, the first	
		Hold Time	400 kHz mode	0.6	—	μs	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25	—	μs		
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μs	—	
		Setup Time	400 kHz mode	0.6	—	μs		
			1 MHz mode ⁽¹⁾	0.6	—	μs		
IS34	THD:ST	Stop Condition	100 kHz mode	4000	—	ns	—	
	0	Hold Time	400 kHz mode	600	_	ns		
			1 MHz mode ⁽¹⁾	250		ns		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	—	
		From Clock	400 kHz mode	0	1000	ns		
			1 MHz mode ⁽¹⁾	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	Time bus must be free	
			400 kHz mode	1.3		μs	before a new transmission	
			1 MHz mode ⁽¹⁾	0.5	_	μs	can start	
IS50	Св	Bus Capacitive Lo	ading		400	pF	_	

TABLE 31-41: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

TABLE 31-51: COMPARATOR REFERENCE VOLTAGE SETTLING TIME SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
VR310	TSET	Settling Time ⁽¹⁾	—	_	10	μs	—

Note 1: Setting time measured while CVRR = 1 and CVR3:CVR0 bits transition from '0000' to '1111'.

TABLE 31-52: COMPARATOR REFERENCE VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
VRD310	CVRES	Resolution	CVRSRC/24	_	CVRSRC/32	LSb	—
VRD311	CVRAA	Absolute Accuracy	—		0.5	LSb	—
VRD312	CVRur	Unit Resistor Value (R)	—	2k	—	Ω	—

FIGURE 31-30: PARALLEL SLAVE PORT TIMING DIAGRAM

