

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	35
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b; D/A 6x16b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64mc804t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



8: <i>I</i>	ADC1 R	EGIST	ER MA	P FOR de	sPIC33	J64MC	204/80	4, dsPIC	33FJ128	BMC204/	/804 AN	D dsPIC	33FJ32I	MC304	1	1	.
Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0300		ADC Data Buffer 0													XXXX		
0320	ADON	_	ADSIDL	ADDMABM		AD12B	FOR	M<1:0>		SSRC<2:0>		_	SIMSAM	ASAM	SAMP	DONE	0000
0322	V	CFG<2:0	>	_	_	CSCNA	CHP	S<1:0>	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
0324	ADRC	_	—		S	AMC<4:0>						ADCS	<7:0>				0000
0326	_	_	—	_		CH123N	NB<1:0>	CH123SB	_	_	_	_	—	CH123N	VA<1:0>	CH123SA	0000
0328	CH0NB	_	—		С	H0SB<4:0>	>		CH0NA	_	_		С	H0SA<4:0	>		0000
032C		_	_	_	_	—	—	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
0330	_	_	—	_	—	_	_	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
0332	—		—	_	_	_	_	_	_	_	_	_	—	[DMABL<2:	0>	0000
	Addr 0300 0320 0322 0324 0326 0328 032C 0330	Addr Bit 15 0300 ADON 0320 ADON 0322 V 0324 ADRC 0326 0328 CH0NB 0320 0330	Addr Bit 15 Bit 14 0300	Addr Bit 15 Bit 14 Bit 13 0300	Addr Bit 15 Bit 14 Bit 13 Bit 12 0300	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0300	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 0300	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0300	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0300	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 70300 \longrightarrow \longrightarrow \square	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 0300	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 50300 \longrightarrow \square <t< td=""><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 40300$\longrightarrow$$\longrightarrow$$ADSIDL$$ADDMABM$$$$AD12B$$FORM<1:0>$$SSRC<2:0>$$$0320$ADON$$$$ADSIDL$$ADDMABM$$$$AD12B$$FORM<1:0>$$SSRC<2:0>$$$0322$\bigvee CFG<2:0>$$$$$$CSCNA$$CHPS<1:0>$$BUFS$$$$SMPI0324ADRC$$$$$$CSCNA$$CHPS<1:0>$$BUFS$$$$$$ADCS$0326$$$$$$$$$CH123NB<1:0>$$CH123SB$$$$$$$0328$CHONB$$$$$$$$$$$$$$$$$0320$$$$$$$$$$$$$$$$0328$CHONB$$$$$$$$$$$$$$$0320$$$$$$$$$$$$$$$$0320$$$$$$$$$$$$$$$$0330$$$$$$$$$$$$$$$$0330$$$$$$$$$$$$$$$$$$</td><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 30300$\longrightarrow$$\longrightarrow$$ADSIDL$$ADDMABM$$AD12B$$FORM<1:0>$$SSRC<2:0>$$SIMSAM0320ADON$$ADSIDL$$ADDMABM$$AD12B$$FORM<1:0>$$SSRC<2:0>$$SIMSAM0322\bigvee FG<2:0>$$CSCNA$$CHPS<1:0>$$BUFS$$SMPI<3:0>0324ADRC$$CSCNA$$CHPS<1:0>$$BUFS$$SMPI<3:0>0326CH123NB<1:0>$$CH123SB$$-0328CHONB$$C0320-0328CHONB$$-0320-0330-$<td< td=""><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 20300$\longrightarrow$$\longrightarrow$$\square$<</td><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 10300\rightarrow</td><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 00300$\longrightarrow$$\square$</td></td<></td></t<>	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 40300 \longrightarrow \longrightarrow $ADSIDL$ $ADDMABM$ $$ $AD12B$ $FORM<1:0>$ $SSRC<2:0>$ $$ 0320 $ADON$ $$ $ADSIDL$ $ADDMABM$ $$ $AD12B$ $FORM<1:0>$ $SSRC<2:0>$ $$ 0322 $\bigvee CFG<2:0>$ $$ $$ $CSCNA$ $CHPS<1:0>$ $BUFS$ $$ $SMPI$ 0324 $ADRC$ $$ $$ $CSCNA$ $CHPS<1:0>$ $BUFS$ $$ $$ $ADCS$ 0326 $$ $$ $$ $$ $CH123NB<1:0>$ $CH123SB$ $$ $$ $$ 0328 $CHONB$ $$ $$ $$ $$ $$ $$ $$ $$ 0320 $$ $$ $$ $$ $$ $$ $$ $$ 0328 $CHONB$ $$ $$ $$ $$ $$ $$ $$ 0320 $$ $$ $$ $$ $$ $$ $$ $$ 0320 $$ $$ $$ $$ $$ $$ $$ $$ 0330 $$ $$ $$ $$ $$ $$ $$ $$ 0330 $$ $$ $$ $$ $$ $$ $$ $$ $$	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 30300 \longrightarrow \longrightarrow $ADSIDL$ $ADDMABM$ $ AD12B$ $FORM<1:0>$ $SSRC<2:0>$ $ SIMSAM$ 0320 $ADON$ $ ADSIDL$ $ADDMABM$ $ AD12B$ $FORM<1:0>$ $SSRC<2:0>$ $ SIMSAM$ 0322 $\bigvee FG<2:0>$ $ CSCNA$ $CHPS<1:0>$ $BUFS$ $ SMPI<3:0>$ 0324 $ADRC$ $ CSCNA$ $CHPS<1:0>$ $BUFS$ $ SMPI<3:0>$ 0326 $ CH123NB<1:0>$ $CH123SB$ $ -$ 0328 $CHONB$ $ C$ 0320 $ -$ 0328 $CHONB$ $ -$ 0320 $ -$ 0330 $ -$ <td< td=""><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 20300$\longrightarrow$$\longrightarrow$$\square$<</td><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 10300\rightarrow</td><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 00300$\longrightarrow$$\square$</td></td<>	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 20300 \longrightarrow \longrightarrow \square <	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 10300 \rightarrow	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 00300 \longrightarrow \square

∟egend = unimplemented, read as '0'. Reset values are shown in hexadeci x = unknown value on Reset,

TABLE 4-19: DAC1 REGISTER MAP FOR dsPIC33FJ128MC804 AND dsPIC33FJ64MC804

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DAC1CON	03F0	DACEN	—	DACSIDL	AMPON	—	—	—	FORM	—			D	ACFDIV<6:)>			0000
DAC1STAT	03F2	LOEN	_	LMVOEN	_	_	LITYPE	LFULL	LEMPTY	ROEN	_	RMVOEN	_	—	RITYPE	RFULL	REMPTY	0000
DAC1DFLT	03F4								DAC1D	FLT<15:0>								0000
DAC1RDAT	03F6								DAC1RI	DAT<15:0>								0000
DAC1LDAT	03F8								DAC1LE	DAT<15:0>								0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.



FIGURE 6-2: SYSTEM RESET TIMING

- **Note 1: POR:** A POR circuit holds the device in Reset when the power supply is turned on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed.
 - **2: BOR:** The on-chip voltage regulator has a BOR circuit that keeps the device in Reset until VDD crosses the VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.
 - **3: PWRT Timer:** The programmable power-up timer continues to hold the processor in Reset for a specific period of time (TPWRT) after a BOR. The delay TPWRT ensures that the system power supplies have stabilized at the appropriate level for full-speed operation. After the delay TPWRT has elapsed, the SYSRST becomes inactive, which in turn enables the selected oscillator to start generating clock cycles.
 - 4: Oscillator Delay: The total delay for the clock to be ready for various clock source selections are given in Table 6-1. Refer to Section 9.0 "Oscillator Configuration" for more information.
 - **5:** When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the reset address, which redirects program execution to the appropriate start-up routine.
 - 6: The Fail-Safe Clock Monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay TFSCM has elapsed.

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

	— /				B a · · · ·		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE
bit 7	OOLIE	IOZIE	DIVINIOIL		OONE	IOTIL	bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimplemen	ted: Read as '	0'				
bit 14				Complete Interr	upt Enable bit		
		equest enable equest not ena					
bit 13	•	•		rupt Enable bit			
		equest enable	-				
	0 = Interrupt r	equest not ena	abled				
bit 12		RT1 Transmitte	•	ible bit			
		equest enable equest not ena					
bit 11		RT1 Receiver I		e hit			
		equest enable		C DR			
		equest not ena					
bit 10		Event Interrup					
		equest enable equest not ena					
bit 9	-	1 Error Interru					
bit o		equest enable					
		equest not ena					
bit 8		Interrupt Enab					
		equest enable equest not ena					
bit 7	•	Interrupt Enab					
		request enable					
		equest not ena					
bit 6	OC2IE: Outpu	ut Compare Ch	annel 2 Interr	upt Enable bit			
		equest enable					
bit 5	•	equest not ena Capture Chann		Enabla bit			
DIL D	-	equest enable					
		request not ena					
bit 4	DMA0IE: DM	A Channel 0 D	ata Transfer C	Complete Interr	upt Enable bit		
		equest enable					
hit 2	-	equest not ena					
bit 3		Interrupt Enab equest enable					
	⊥ – monupti	Squear chable	u				

© 2007-2012 Microchip Technology Inc.

REGISTER	7-16: IPC1	: INTERRUPT	PRIORITY	CONTROL R	EGISTER 1		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T2IP<2:0>		—		OC2IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		IC2IP<2:0>		_		DMA0IP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	ented: Read as '	כי				
bit 14-12	T2IP<2:0>:	Timer2 Interrupt	Priority bits				
		rupt is priority 7 (I		ty interrupt)			
	•						
	•						
	• 001 = Inter	rupt is priority 1					
		rupt source is dis	abled				
bit 11	Unimpleme	ented: Read as ') '				
bit 10-8	OC2IP<2:0	>: Output Compa	re Channel	2 Interrupt Prior	ity bits		
	111 = Interi	rupt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is dis	abled				
bit 7		ented: Read as '					
bit 6-4	-	: Input Capture C		errupt Prioritv b	its		
		rupt is priority 7 (I					
	•		•				
	•						
	• 001 – Inter	rupt is priority 1					
		rupt source is dis	abled				
bit 3		ented: Read as '					
bit 2-0	-	:0>: DMA Chann		nsfer Complete	e Interrupt Prio	ritv bits	
		rupt is priority 7 (I				.,	
	•			- • • /			
	•						
	• 001 = Inter	rupt is priority 1					
		rupt source is dis	abled				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		IC8IP<2:0>		_		IC7IP<2:0>	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	_	_		INT1IP<2:0>	
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
	• • 001 = Interr	upt is priority 7(upt is priority 1 upt source is dis		3 •• • F 9			
bit 11	Unimpleme	nted: Read as '	0'				
bit 10-8	111 = Interr • • • • • •	: Input Capture (upt is priority 7 (upt is priority 1 upt source is dis	highest priori		its		
bit 7-3		nted: Read as '					
bit 2-0		>: External Inter upt is priority 7 (
		upt is priority 1	ablad				

000 = Interrupt source is disabled

U-0		B / · · · ·	B 4		- <i>a</i> · · · ·		
	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		CRCIP<2:0>				U2EIP<2:0>	
bit 15							bi
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		U1EIP<2:0>			—	—	—
bit 7							bi
Legend:							
R = Readabl	e bit	W = Writable t	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 11 bit 10-8	• • 001 = Interr 000 = Interr Unimpleme U2EIP<2:0>	rupt is priority 7 (h rupt is priority 1 rupt source is disa ented: Read as '0 >: UART2 Error Ir rupt is priority 7 (h	abled , [,]	ity bits			
	•			,			
hit 7	000 = Interr	upt is priority 1 upt source is disa					
bit 7 bit 6-4	000 = Interr Unimpleme U1EIP<2:0> 111 = Interr • • 001 = Interr		, [,] nterrupt Prior nighest priorit	•			

....

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER⁽²⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—		—			—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			TUN	<5:0> ⁽¹⁾		
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable I	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-6	Unimplemen	ted: Read as ')'				
bit 5-0	TUN<5:0>: FI	RC Oscillator T	uning bits ⁽¹⁾				
	111111 = Ce	nter frequency	-0.375% (7.34	45 MHz)			
	•						
	•						
	•						
	100000 = Ce 011111 = Ce	nter frequency nter frequency nter frequency nter frequency	-12% (6.49 M +11.625% (8.	IHz) 23 MHz)			
	•						
	•						

- 000001 = Center frequency +0.375% (7.40 MHz) 000000 = Center frequency (7.37 MHz nominal)
- **Note 1:** OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.
 - 2: This register is reset only on a Power-on Reset (POR).

REGISTER 9-5:	ACLKCON: AUXILIARY CLOCK DIVISOR CONTROL REGISTER ⁽¹⁾
---------------	--

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
_	_	SELACLK	AOSCI	MD<1:0>	A	PSTSCLR<2:0>							
bit 15							bit						
D #44 0													
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
ASRCSEL bit 7			_	_	_	_	bit						
							DIL						
Legend:													
R = Readabl	e bit	W = Writable b	oit	U = Unimpler	mented bit, rea	d as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own						
bit 15-14	Unimplemen	ted: Read as '0)'										
bit 13		alact Auviliany (Clock Source	for Auxiliary C	lock Divider								
DIT 13	SELACER. S	SELACLK: Select Auxiliary Clock Source for Auxiliary Clock Divider 1 = Auxiliary Oscillators provides the source clock for Auxiliary Clock Divider											
-				-		ivider							
-	1 = Auxiliary (ides the sour	ce clock for Au	ixiliary Clock Di								
bit 12-11	1 = Auxiliary (0 = PLL outpu	Oscillators prov	ides the sour les the sourc	ce clock for Au e clock for the	ixiliary Clock Di								
bit 12-11	1 = Auxiliary (0 = PLL outpu AOSCMD<1:	Oscillators prov ut (Fosc) provid	ides the sour les the sourc scillator Mode	ce clock for Au e clock for the	ixiliary Clock Di								
bit 12-11	1 = Auxiliary (0 = PLL outpu AOSCMD<1: 11 = EC Exte	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os	ides the sour les the sourc scillator Mode e Select	ce clock for Au e clock for the	ixiliary Clock Di								
bit 12-11	1 = Auxiliary (0 = PLL outpu AOSCMD<1: 11 = EC Exte 10 = XT Oscil	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod	ides the sour les the sourc scillator Mode e Select ect	ce clock for Au e clock for the	ixiliary Clock Di								
bit 12-11	1 = Auxiliary (0 = PLL outpu AOSCMD<1: 11 = EC Exte 10 = XT Oscii 01 = HS Osci	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os rnal Clock Mod llator Mode Sele	ides the sour les the sourc scillator Mode e Select ect ect	ce clock for Au e clock for the e	ixiliary Clock Di								
bit 12-11 bit 10-8	1 = Auxiliary (0 = PLL outpu AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sele llator Mode Sele	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di								
	1 = Auxiliary 0 0 = PLL outpu AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR<	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sel illator Mode Sel o Oscillator Disa 2:0>: Auxiliary	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di								
	1 = Auxiliary (0 = PLL outpu AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sel illator Mode Sel of Oscillator Disa 2:0>: Auxiliary d by 1	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di								
	1 = Auxiliary (0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sel (llator Mode Sel (oscillator Disa 2:0>: Auxiliary d by 1 d by 2	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di								
	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 110 = Divideo	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sel (llator Mode Sel (oscillator Disa 2:0>: Auxiliary d by 1 d by 2 d by 4	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di								
	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 101 = Divideo 011 = Divideo 011 = Divideo	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sel (llator Mode Sel (oscillator Disa 2:0>: Auxiliary d by 1 d by 2 d by 4 d by 8 d by 16	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di								
	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 101 = Divideo 011 = Divideo 011 = Divideo 010 = Divideo	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sel dilator Mode Sel doscillator Disa 2:0>: Auxiliary d by 1 d by 2 d by 4 d by 8 d by 16 d by 32	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di								
	1 = Auxiliary (0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 011 = Divideo 011 = Divideo 010 = Divideo 010 = Divideo 011 = Divideo	Oscillators provut (Fosc) provid 0>: Auxiliary Os rnal Clock Mod llator Mode Sele (Oscillator Disa 2:0>: Auxiliary d by 1 d by 2 d by 4 d by 8 d by 16 d by 32 d by 64	ides the sourc les the sourc scillator Mode e Select ect ect ubled (default Clock Output	ce clock for Au e clock for the e	ixiliary Clock Di								
bit 10-8	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscii 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 101 = Divideo 011 = Divideo 010 = Divideo 001 = Divideo 000 = Divideo	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sele (llator Mode Sele (oscillator Disa 2:0>: Auxiliary d by 1 d by 2 d by 4 d by 8 d by 16 d by 32 d by 64 d by 256 (defaul	ides the sourc les the sourc scillator Mode e Select ect ect bled (default Clock Output	ce clock for Au e clock for the e) : Divider	ixiliary Clock Di Auxiliary Clock								
	<pre>1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divided 100 = Divided 101 = Divided 011 = Divided 011 = Divided 010 = Divided 001 = Divided 000 = Divided ASRCSEL: S</pre>	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sele (llator Mode Sele (oscillator Disa 2:0>: Auxiliary d by 1 d by 2 d by 4 d by 4 d by 8 d by 16 d by 32 d by 64 d by 256 (defaul select Reference	ides the sourc les the sourc scillator Mode e Select ect clock (default Clock Output	ce clock for Au e clock for the e) : Divider ce for Auxiliary	ixiliary Clock Di Auxiliary Clock								
bit 10-8	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 101 = Divideo 011 = Divideo 011 = Divideo 010 = Divideo 001 = Divideo 001 = Divideo 000 = Divideo 000 = Divideo 001 = Divideo 000 = Divideo	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sele (llator Mode Sele (oscillator Disa 2:0>: Auxiliary d by 1 d by 2 d by 4 d by 8 d by 16 d by 32 d by 4 d by 256 (defaul select Reference Oscillator is the 0	ides the sourc les the sourc scillator Mode e Select ect clock Output Clock Output	ce clock for Au e clock for the e) Divider	ixiliary Clock Di Auxiliary Clock								
bit 10-8	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 101 = Divideo 011 = Divideo 011 = Divideo 010 = Divideo 001 = Divideo 001 = Divideo 000 = Divideo 000 = Divideo 001 = Divideo 000 = Divideo	Oscillators prov ut (Fosc) provid 0>: Auxiliary Os mal Clock Mod llator Mode Sele (llator Mode Sele (oscillator Disa 2:0>: Auxiliary d by 1 d by 2 d by 4 d by 4 d by 8 d by 16 d by 32 d by 64 d by 256 (defaul select Reference	ides the sourc les the sourc scillator Mode e Select ect clock Output Clock Output	ce clock for Au e clock for the e) Divider	ixiliary Clock Di Auxiliary Clock								

Note 1: This register is reset only on a Power-on Reset (POR).

10.6 Power-Saving Registers

REGISTER	-			E DISABLE C			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWM1MD	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_	C1MD	AD1MD
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
	<u> </u>						-
bit 15	T5MD: Timer	5 Module Disal	ole bit				
	1 = Timer5 m	odule is disabl	ed				
	0 = Timer5 m	odule is enable	ed				
bit 14	-	4 Module Disa					
	-	odule is disable odule is enable					
bit 13	• • • • • • • • • • • • •	3 Module Disal					
		odule is disable					
	0 = Timer3 m	odule is enable	ed				
bit 12	T2MD: Timer2	2 Module Disal	ole bit				
	-	odule is disable					
L:1 44		odule is enable					
bit 11	-	1 Module Disal odule is disabl					
	-	odule is enable					
bit 10	QEI1MD: QE	I1 Module Disa	ble bit				
	1 = QEI1 mod	dule is disabled	l				
	0 = QEI1 mod	dule is enabled					
bit 9		WM1 Module [
		odule is disable odule is enable					
bit 8		ted: Read as '					
bit 7		1 Module Disat					
		ule is disabled					
		ule is enabled					
bit 6	U2MD: UART	2 Module Disa	ble bit				
		odule is disabl					
		odule is enable					
bit 5		1 Module Disa					
	-	odule is disabl odule is enabl					
bit 4		2 Module Disa					
-		lule is disabled					
	0 = SPI2 mod	lule is enabled					
bit 3		1 Module Disa					
		lule is disabled					
	0 = SPI1 mod	lule is enabled					

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

REGISTER 11-29:	RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8⁽¹⁾
-----------------	---

bit 7							bit (
	_	—			RP16R<4:0>	>	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit t
 bit 15					KF17K54.02	-	bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0 RP17R<4:0	R/W-0	R/W-0

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP17R<4:0>:** Peripheral Output Function is Assigned to RP17 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP16R<4:0>:** Peripheral Output Function is Assigned to RP16 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-30: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	—			RP19R<4:0>			
bit 15							bit 8	
			D 444 0	D 444.0	DAMA	DMU O	D 444.0	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—			RP18R<4:0>			
bit 7							bit 0	
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-13	Unimplemen	ted: Read as '	0'					
bit 12-8		Peripheral Ou ction numbers	•	is Assigned to	RP19 Output F	Pin bits (see Tal	ole 11-2 for	
bit 7-5	Unimplemen	ted: Read as '	0'					
bit 4-0		Peripheral Ou	•	is Assigned to	RP18 Output F	Pin bits (see Tal	ole 11-2 for	

Note 1: This register is implemented in 44-pin devices only.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			RP25R<4:0>	>	
						bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			RP24R<4:0	>	
						bit 0
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
OR	'1' = Bit is set	et '0' = Bit is cleared x = Bit is unkno			nown	
	U-0 —	— — U-0 U-0 — — Dit W = Writable	— — — U-0 U-0 R/W-0 — — — bit W = Writable bit	— — — U-0 U-0 R/W-0 — — — Dit W = Writable bit U = Unimpler	— — RP25R<4:0: U-0 U-0 R/W-0 R/W-0 — — — RP24R<4:0:	- - RP25R<4:0> U-0 U-0 R/W-0 R/W-0 R/W-0 - - RP24R<4:0>

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP25R<4:0>:** Peripheral Output Function is Assigned to RP25 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP24R<4:0>:** Peripheral Output Function is Assigned to RP24 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 1	9-2: I2CxS	TAT: I2Cx ST	ATUS REG	STER			
R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT			_	BCL	GCSTAT	ADD10
bit 15				·		·	bit 8
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D_A	Р	S	RW	RBF	TBF
bit 7	1			I			bit (
Legend:		C = Clear on	ly bit	U = Unimpler	nented bit, rea	d as '0'	
R = Readable	bit	W = Writable	-	HS = Set in h		HSC = Hardw	are set/cleare
-n = Value at P	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	
	•		•	0 21010 010			
bit 15	(when operat 1 = NACK re 0 = ACK rece	cknowledge St ting as I ² C™ m ceived from sla eived from slav t or clear at end	aster, applica ave e		ransmit operati	on)	
bit 14	TRSTAT: Tra 1 = Master tr 0 = Master tr	nsmit Status bi ansmit is in pro ansmit is not in	t (when opera ogress (8 bits - o progress	ting as I ² C ma + ACK)		e to master trans and of slave Ack	·
bit 13-11	Unimplemer	nted: Read as	ʻ0 '				
bit 10	BCL: Master	Bus Collision I	Detect bit				
	0 = No collisi	llision has beer on t at detection o			peration		
bit 9	1 = General (0 = General (neral Call Statu call address wa call address wa t when address	as received as not received		ess. Hardware o	clear at Stop dei	ection.
bit 8	1 = 10-bit ad 0 = 10-bit ad	bit Address Stat dress was mate dress was not i t at match of 2r	ched matched	ched 10-bit ad	dress. Hardwa	re clear at Stop	detection.
bit 7	IWCOL: Writ	e Collision Det	ect bit				
	0 = No collisi	on	c		ause the I ² C mo ousy (cleared by	-	
bit 6		vive Overflow F				· · · ·	
	1 = A byte wa 0 = No overfl	as received wh ow	ile the I2CxR0	-	still holding the		
bit 5		ddress bit (whe					
	1 = Indicates 0 = Indicates	that the last by that the last by	yte received w yte received w	vas data vas device add	ress by reception of	slave byte.	
bit 4	0 = Stop bit v	that a Stop bit vas not detecte t or clear when	ed last		p detected.		

REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER

22.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC1)

- **Note 1:** This data sheet summarizes the features dsPIC33FJ32MC302/304. of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Analog-to-Digital Converter (ADC)" (DS70183) of "dsPIC33F/PIC24H Family the Reference Manual", which is available Microchip from the web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices have up to nine ADC input channels.

The AD12B bit (AD1CON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample and hold (S&H) ADC (default configuration) or a 12-bit, 1-S&H ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

22.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to nine analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- · Automatic Channel Scan mode
- Selectable conversion trigger source
- · Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- · Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to nine analog input pins, designated AN0 through AN8. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs can be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration depends on the specific device.

Block diagrams of the ADC module are shown in Figure 22-1 and Figure 22-2.

22.2 ADC Initialization

The following configuration steps should be performed.

- 1. Configure the ADC module:
 - a) Select port pins as analog inputs (AD1PCFGH<15:0> or AD1PCFGL<15:0>)
 - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>)
 - c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>)
 - d) Determine how many S/H channels is used (AD1CON2<9:8> and AD1PCFGH<15:0> or AD1PCFGL<15:0>)
 - e) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>)
 - f) Select how conversion results are presented in the buffer (AD1CON1<9:8>)
 - g) Turn on ADC module (AD1CON1<15>)
- 2. Configure ADC interrupt (if required):
 - a) Clear the AD1IF bit
 - b) Select ADC interrupt priority

22.3 ADC and DMA

If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. ADC1 can trigger a DMA data transfer. If ADC1 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF bit gets set as a result of an ADC1 sample conversion sequence.

The SMPI<3:0> bits (AD1CON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (AD1CON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.



REGISTER 25-4:	RTCVAL	(WHEN RTCPTR<1:0> = 11): YEAR VALUE REGISTER ⁽¹⁾
----------------	--------	---

				-				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	_	—		—	_	_	_	
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
	YRTE	N<3:0>		YRONE<3:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-8 Unimplemented: Read as '0'

bit 7-4 YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit; contains a value from 0 to 9

bit 3-0 YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit; contains a value from 0 to 9

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 25-5: RTCVAL (WHEN RTCPTR<1:0> = 10): MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
—	—	—	MTHTEN0		MTHON	IE<3:0>	
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN<1:0>			DAYON	IE<3:0>	
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-13 Unimplemented: Read as '0'

bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1

bit 11-8MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9bit 7-6Unimplemented: Read as '0'

bit 5-4 DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3

bit 3-0 DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 26-2: CRCXOR: CRC XOR POLYNOMIAL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Х<	15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
			X<7:1>				
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow		nown	

bit 15-1 X<15:1>: XOR of Polynomial Term Xⁿ Enable bits

bit 0 Unimplemented: Read as '0'

REGISTER 27-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

bit 2	BEP: Byte Enable Polarity bit
	 1 = Byte enable active-high (PMBE) 0 = Byte enable active-low (PMBE)
bit 1	WRSP: Write Strobe Polarity bit
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10): 1 = Write strobe active-high (PMWR) 0 = Write strobe active-low (PMWR)
	For Master mode 1 (PMMODE<9:8> = 11): 1 = Enable strobe active-high (PMENB) 0 = Enable strobe active-low (PMENB)
bit 0	RDSP: Read Strobe Polarity bit
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10): 1 = Read strobe active-high (PMRD) 0 = Read strobe active-low (PMRD)
	For Master mode 1 (PMMODE<9:8> = 11): 1 = Read/write strobe active-high (PMRD/PMWR) 0 = Read/write strobe active-low (PMRD/PMWR)

- Note 1: 28-pin devices do not have PMA<10:2>.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

Section Name	Update Description
Section 30.0 "Electrical Characteristics"	Updated Max MIPS for temperature range of -40°C to +125°C in Table 30-1
	Updated typical values in Thermal Packaging Characteristics in Table 30-3
	Added parameters DI11 and DI12 to Table 30-9
	Updated minimum values for parameters D136 (TRW) and D137 (TPE) and removed typical values in Table 30-12
	Added Extended temperature range to Table 30-13
	Updated Note 2 in Table 30-38
	Updated parameter AD63 and added Note 3 to Table 30-42 and Table 30-43

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)