

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, WDT
Number of I/O	26
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsamc20e15a-aut

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

11 4	Product Dependencies	61
11.5	Functional Description	62
11.6.	Register Summary	66
11.7.	Register Description	67
		•
12. Peri	pherals Configuration Summary	80
12.1.	SAM C20/C21 N	80
12.2.	SAM C20/C21 E/G/J	84
13 DSI	L- Device Service Unit	88
12.1		
12.1.		
13.2.	Plack Diagram	
13.3.	Signal Description	
13.4.		
13.5.	Product Dependencies	
13.0.		
13.7.		
13.0.	Intellectual Property Protection	93 03
13.9.		
13.10		95
13.11	2 Register Summary	101
13.12	Register Description	
10.10		
14. DIV/	AS – Divide and Square Root Accelerator	125
14.1.	Overview	125
14.1. 14.2.	Overview Features	125 125
14.1. 14.2. 14.3.	Overview Features Block Diagram	125 125 125
14.1. 14.2. 14.3. 14.4.	Overview Features Block Diagram Signal Description	
14.1. 14.2. 14.3. 14.4. 14.5.	Overview Features Block Diagram Signal Description Product Dependencies	
14.1. 14.2. 14.3. 14.4. 14.5. 14.6.	Overview Features Block Diagram Signal Description Product Dependencies Functional Description	
14.1. 14.2. 14.3. 14.4. 14.5. 14.6. 14.7.	Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary	
14.1. 14.2. 14.3. 14.4. 14.5. 14.6. 14.7. 14.8.	Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description	
14.1. 14.2. 14.3. 14.4. 14.5. 14.6. 14.7. 14.8.	Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description.	
14.1. 14.2. 14.3. 14.4. 14.5. 14.6. 14.7. 14.8. 15. Cloc	Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description k System	
14.1. 14.2. 14.3. 14.4. 14.5. 14.6. 14.7. 14.8. 15. Cloc 15.1.	OverviewFeatures Features Block Diagram Signal Description Product Dependencies. Functional Description Register Summary Register Description clock Distribution	
14.1. 14.2. 14.3. 14.4. 14.5. 14.6. 14.7. 14.8. 15. Cloc 15.1. 15.2.	Overview Features	
14.1. 14.2. 14.3. 14.4. 14.5. 14.6. 14.7. 14.8. 15. Cloc 15.1. 15.2. 15.3.	Overview Features	
14.1. 14.2. 14.3. 14.4. 14.5. 14.6. 14.7. 14.8. 15. Cloc 15.1. 15.2. 15.3. 15.4.	Overview Features	
14.1. 14.2. 14.3. 14.4. 14.5. 14.6. 14.7. 14.8. 15. Cloc 15.1. 15.2. 15.3. 15.4. 15.5.	Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description ck System Clock Distribution Synchronous and Asynchronous Clocks Register Synchronization Enabling a Peripheral On-demand, Clock Requests	125 125 125 125 125 125 126 129 129 129 136 136 137 137 137 139 139
14.1. 14.2. 14.3. 14.4. 14.5. 14.6. 14.7. 14.8. 15. Cloc 15.1. 15.2. 15.3. 15.4. 15.5. 15.6.	Overview Features	125 125 125 125 125 125 126 129 129 129 129 136 136 137 137 137 139 139 140
14.1. 14.2. 14.3. 14.4. 14.5. 14.6. 14.7. 14.8. 15. Cloc 15.1. 15.2. 15.3. 15.4. 15.5. 15.6. 15.7.	Overview Features. Block Diagram Signal Description. Product Dependencies. Functional Description. Register Summary Register Description. Ck System. Clock Distribution. Synchronous and Asynchronous Clocks. Register Synchronization. Enabling a Peripheral. On-demand, Clock Requests. Power Consumption vs. Speed. Clocks after Reset.	125 125 125 125 125 125 126 129 129 129 136 136 137 137 137 139 139 140 140
14.1. 14.2. 14.3. 14.4. 14.5. 14.6. 14.7. 14.8. 15. Cloc 15.1. 15.2. 15.3. 15.4. 15.5. 15.6. 15.7. 16. GCL	Overview Features	125 125 125 125 125 125 126 129 129 129 129 136 137 137 137 139 139 139 139 140 140 140
14.1. 14.2. 14.3. 14.4. 14.5. 14.6. 14.7. 14.8. 15. Cloc 15.1. 15.2. 15.3. 15.4. 15.5. 15.6. 15.7. 16. GCL 16.1.	Overview Features	125 125 125 125 125 125 126 129 129 129 136 136 137 137 137 139 139 140 140 141
14.1. 14.2. 14.3. 14.4. 14.5. 14.6. 14.7. 14.8. 15. Cloo 15.1. 15.2. 15.3. 15.4. 15.5. 15.6. 15.7. 16. GCL 16.1. 16.2.	Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary. Register Description. Clock Distribution. Synchronous and Asynchronous Clocks. Register Synchronization. Enabling a Peripheral. On-demand, Clock Requests. Power Consumption vs. Speed. Clocks after Reset. K - Generic Clock Controller. Overview. Features.	125 125 125 125 125 125 126 129 129 129 129 129 136 137 137 137 137 139 139 140 140 140 141
14.1. 14.2. 14.3. 14.4. 14.5. 14.6. 14.7. 14.8. 15. Cloc 15.1. 15.2. 15.3. 15.4. 15.5. 15.6. 15.7. 16. GCL 16.1. 16.2. 16.3.	Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary. Register Description. Clock Distribution. Synchronous and Asynchronous Clocks. Register Synchronization. Enabling a Peripheral. On-demand, Clock Requests. Power Consumption vs. Speed. Clocks after Reset. K - Generic Clock Controller. Overview. Features. Block Diagram.	125 125 125 125 125 125 126 129 129 129 129 130 130 137 137 137 139 139 139 139 140 140 140 141 141
14.1. 14.2. 14.3. 14.4. 14.5. 14.6. 14.7. 14.8. 15. Cloc 15.1. 15.2. 15.3. 15.4. 15.5. 15.6. 15.7. 16. GCL 16.1. 16.2. 16.3. 16.4.	Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary. Register Description. Clock Distribution. Synchronous and Asynchronous Clocks. Register Synchronization. Enabling a Peripheral. On-demand, Clock Requests. Power Consumption vs. Speed. Clocks after Reset. K - Generic Clock Controller. Overview. Features. Block Diagram. Signal Description.	125 125 125 125 125 125 126 129 129 129 136 137 137 137 139 139 140 140 140 141 141 141 141

10.2 Nested Vector Interrupt Controller

10.2.1 Overview

The Nested Vectored Interrupt Controller (NVIC) in the SAM C20/C21 supports 32 interrupt lines with four different priority levels. For more details, refer to the Cortex-M0+ Technical Reference Manual (http://www.arm.com).

10.2.2 Interrupt Line Mapping

Each of the interrupt lines is connected to one peripheral instance, as shown in the table below. Each peripheral can have one or more interrupt flags, located in the peripheral's Interrupt Flag Status and Clear (INTFLAG) register.

The interrupt flag is set when the interrupt condition occurs. Each interrupt in the peripheral can be individually enabled by writing a one to the corresponding bit in the peripheral's Interrupt Enable Set (INTENSET) register, and disabled by writing a one to the corresponding bit in the peripheral's Interrupt Enable Clear (INTENCLR) register.

An interrupt request is generated from the peripheral when the interrupt flag is set and the corresponding interrupt is enabled.

The interrupt requests for one peripheral are ORed together on system level, generating one interrupt request for each peripheral. An interrupt request will set the corresponding interrupt pending bit in the NVIC interrupt pending registers (SETPEND/CLRPEND bits in ISPR/ICPR).

For the NVIC to activate the interrupt, it must be enabled in the NVIC interrupt enable register (SETENA/ CLRENA bits in ISER/ICER). The NVIC interrupt priority registers IPR0-IPR7 provide a priority field for each interrupt.

Table 10-3	Interrupt	Line	Mapping,	SAM	C21
------------	-----------	------	----------	-----	-----

Peripheral Source	NVIC Line
EIC NMI – External Interrupt Controller	NMI
PM – Power Manager MCLK - Main Clock	0
OSCCTRL - Oscillators Controller	
OSC32KCTRL - 32kHz Oscillators Controller	
SUPC - Supply Controller	
PAC - Protection Access Controller	
WDT – Watchdog Timer	1
RTC – Real Time Clock	2
EIC – External Interrupt Controller	3
FREQM – Frequency Meter	4
TSENS – Temperature Sensor	5
NVMCTRL – Non-Volatile Memory Controller	6
DMAC - Direct Memory Access Controller	7

Bit	31	30	29	28	27	26	25	24
				RESUL	T[31:24]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				RESUL	T[23:16]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				RESUL	T[15:8]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				RESU	LT[7:0]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 31:0 – RESULT[31:0]: Result of Operation

Holds the 32-bit result of the last performed operation. For a divide operation this is the quotient. If the Signed bit in Control A register (CTRLA.SIGNED) is zero, the quotient is unsigned. If CTRLA.SIGNED = 1, the quotient is signed two's complement. For a square root operation this is the square root. Refer to Performing Division, Operand Size and Signed Division.

14.8.6 Remainder

Name:REMAINDEROffset:0x14Reset:0x0000Property: -

Related Links

MCLK – Main Clock Peripheral Clock Masking

20.5.4 DMA

Not applicable.

20.5.5 Interrupts

The interrupt request line is connected to the Interrupt Controller. Using the OSCCTRL interrupts requires the interrupt controller to be configured first.

Related Links

Nested Vector Interrupt Controller INTFLAG Sleep Mode Controller

20.5.6 Events

The events of this peripheral are connected to the Event System.

Related Links

EVSYS – Event System

20.5.7 Debug Operation

When the CPU is halted in debug mode the OSCCTRL continues normal operation. If the OSCCTRL is configured in a way that requires it to be periodically serviced by the CPU through interrupts or similar, improper operation or data loss may result during debugging.

20.5.8 Register Access Protection

All registers with write-access can be write-protected optionally by the Peripheral Access Controller (PAC), except for the following registers:

• Interrupt Flag Status and Clear register (INTFLAG)

Note: Optional write-protection is indicated by the "PAC Write-Protection" property in the register description.

When the CPU is halted in debug mode, all write-protection is automatically disabled. Write-protection does not apply for accesses through an external debugger.

20.5.9 Analog Connections

The 0.4-32MHz crystal must be connected between the XIN and XOUT pins, along with any required load capacitors.

20.6 Functional Description

20.6.1 Principle of Operation

XOSCn, OSC48M, and FDPLL96M. are configured via OSCCTRL control registers. Through this interface, the oscillators are enabled, disabled, or have their calibration values updated.

The Status register gathers different status signals coming from the oscillators controlled by the OSCCTRL. The status signals can be used to generate system interrupts, and in some cases wake up the system from Sleep mode, provided the corresponding interrupt is enabled.

Bit	7	6	5	4	3	2	1	0
				CLEA	R[7:0]			
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 – CLEAR[7:0]: Watchdog Clear

In Normal mode, writing 0xA5 to this register during the watchdog time-out period will clear the Watchdog Timer and the watchdog time-out period is restarted.

In Window mode, any writing attempt to this register before the time-out period started (i.e., during TO_{WDTW}) will issue an immediate system Reset. Writing 0xA5 during the time-out period TO_{WDT} will clear the Watchdog Timer and the complete time-out sequence (first TO_{WDTW} then TO_{WDT}) is restarted.

In both modes, writing any other value than 0xA5 will issue an immediate system Reset.

Increase Priority (INCPRI): increase channel priority

Setting the Channel Control B Event Input Enable bit (CHCTRLB.EVIE=1) enables the corresponding action on input event. clearing this bit disables the corresponding action on input event. Note that several actions can be enabled for incoming events. If several events are connected to the peripheral, any enabled action will be taken for any of the incoming events. For further details on event input actions, refer to Event Input Action section.

Related Links

EVSYS – Event System CHCTRLB BTCTRL

25.6.7 Sleep Mode Operation

Each DMA channel can be configured to operate in any sleep mode. To be able to run in standby, the RUNSTDBY bit in Channel Control A register (CHCTRLA.RUNSTDBY) must be written to '1'. The DMAC can wake up the device using interrupts from any sleep mode or perform actions through the Event System.

For channels with CHCTRLA.RUNSTDBY=0, it is up to software to stop DMA transfers on these channels and wait for completion before going to standby mode using the following sequence:

- 1. Suspend the DMAC channels for which CHCTRLA.RUNSTDBY=0.
- 2. Check the SYNCBUSY bits of registers accessed by the DMAC channels being suspended.
- 3. Go to sleep
- 4. When the device wakes up, resume the suspended channels.

Note: In standby sleep mode, the DMAC can only access RAM when it is not back biased (PM.STDBYCFG.BBIASxx=0x0)

25.6.8 Synchronization

Not applicable.

Offset	Name	Bit Pos.								
0x17		31:24					EVD11	EVD10	EVD9	EVD9
0x18		7:0	OVR7	OVR6	OVR5	OVR4	OVR3	OVR2	OVR1	OVR0
0x19		15:8					OVR11	OVR10	OVR9	OVR8
0x1A	INTELAG	23:16	EVD7	EVD6	EVD5	EVD4	EVD3	EVD2	EVD1	EVD0
0x1B		31:24					EVD11	EVD10	EVD9	EVD9
0x1C		7:0				CHANN	NEL[7:0]			
0x1D		15:8						CHANN	EL[11:8]	
0x1E	SWEVI	23:16								
0x1F		31:24								

29.7.2 CHANNELn

Offset	Name	Bit Pos.							
0x20 + 0x4*n		7:0			EVGE	N[7:0]			
0x21 + 0x4*n		15:8	ONDEMAND	RUNSTDBY		EDGS	EL[1:0]	PATH	- [1:0]
0x22 + 0x4*n	CHANNELI	23:16							
0x23 + 0x4*n		31:24							

29.7.3 USERm

Offset	Name	Bit Pos.					
0x80 + 0x4*m		7:0		CHANN	IEL[7:0]		
0x81 + 0x4*m	LISEDm	15:8					
0x82 + 0x4*m	- USERm	23:16					
0x83 + 0x4*m		31:24					

29.8 Register Description

Registers can be 8, 16, or 32 bits wide. Atomic 8-, 16-, and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register, and the 8-bit halves of a 16-bit register can be accessed directly.

Optional write-protection by the Peripheral Access Controller (PAC) is denoted by the "PAC Write-Protection" property in each individual register description.

Refer to Register Access Protection and PAC - Peripheral Access Controller.

Related Links

30.6.8 Synchronization

Due to asynchronicity between the main clock domain and the peripheral clock domains, some registers need to be synchronized when written or read.

Required write-synchronization is denoted by the "Write-Synchronized" property in the register description.

Required read-synchronization is denoted by the "Read-Synchronized" property in the register description.

Related Links

Register Synchronization

31.5.8 Register Access Protection

Registers with write-access can be write-protected optionally by the peripheral access controller (PAC).

PAC Write-Protection is not available for the following registers:

- Interrupt Flag Clear and Status register (INTFLAG)
- Status register (STATUS)
- Data register (DATA)

Optional PAC Write-Protection is denoted by the "PAC Write-Protection" property in each individual register description.

Write-protection does not apply to accesses through an external debugger.

Related Links

PAC - Peripheral Access Controller

31.5.9 Analog Connections

Not applicable.

31.6 Functional Description

31.6.1 Principle of Operation

The USART uses the following lines for data transfer:

- RxD for receiving
- TxD for transmitting
- XCK for the transmission clock in synchronous operation

USART data transfer is frame based. A serial frame consists of:

- 1 start bit
- From 5 to 9 data bits (MSB or LSB first)
- No, even or odd parity bit
- 1 or 2 stop bits

A frame starts with the start bit followed by one character of data bits. If enabled, the parity bit is inserted after the data bits and before the first stop bit. After the stop bit(s) of a frame, either the next frame can follow immediately, or the communication line can return to the idle (high) state. The figure below illustrates the possible frame formats. Brackets denote optional bits.



DIPO[1:0]	Name	Description
0x0	PAD[0]	SERCOM PAD[0] is used as data input
0x1	PAD[1]	SERCOM PAD[1] is used as data input
0x2	PAD[2]	SERCOM PAD[2] is used as data input
0x3	PAD[3]	SERCOM PAD[3] is used as data input

Bits 17:16 - DOPO[1:0]: Data Out Pinout

This bit defines the available pad configurations for data out (DO) and the serial clock (SCK). In slave operation, the slave select line (\overline{SS}) is controlled by DOPO, while in master operation the \overline{SS} line is controlled by the port configuration.

In master operation, DO is MOSI.

In slave operation, DO is MISO.

These bits are not synchronized.

DOPO	DO	SCK	Slave SS	Master SS
0x0	PAD[0]	PAD[1]	PAD[2]	System configuration
0x1	PAD[2]	PAD[3]	PAD[1]	System configuration
0x2	PAD[3]	PAD[1]	PAD[2]	System configuration
0x3	PAD[0]	PAD[3]	PAD[1]	System configuration

Bit 8 – IBON: Immediate Buffer Overflow Notification

This bit controls when the buffer overflow status bit (STATUS.BUFOVF) is set when a buffer overflow occurs.

This bit is not synchronized.

Value	Description
0	STATUS.BUFOVF is set when it occurs in the data stream.
1	STATUS.BUFOVF is set immediately upon buffer overflow.

Bit 7 – RUNSTDBY: Run In Standby

This bit defines the functionality in standby sleep mode.

These bits are not synchronized.

RUNSTDBY	Slave	Master
0x0	Disabled. All reception is dropped, including the ongoing transaction.	Generic clock is disabled when ongoing transaction is finished. All interrupts can wake up the device.
0x1	Ongoing transaction continues, wake on Receive Complete interrupt.	Generic clock is enabled while in sleep modes. All interrupts can wake up the device.

Bits 4:2 – MODE[2:0]: Operating Mode

These bits must be written to 0x2 or 0x3 to select the SPI serial communication interface of the SERCOM.

Offset	Name	Bit Pos.								
0x2C		7:0				TOC	[7:0]			
0x2D		15:8				тос	[15:8]			
0x2E	TOCV	23:16								
0x2F	-	31:24								
0x30										
	Reserved									
0x3F										
0x40		7:0			1	TEC	[7:0]			
0x41	FCR	15:8	RP				REC[6:0]			
0x42	LOIX	23:16				CEL	.[7:0]			
0x43		31:24								
0x44		7:0	BO	EW	EP	ACT	[1:0]		LEC[2:0]	
0x45	PSR	15:8		PXE	RFDF	RBRS	RESI		DLEC[2:0]	
0x46		23:16			1		TDCV[6:0]			
0x47		31:24								
0x48		7:0					TDCF[6:0]			
0x49	TDCR	15:8					TDCO[6:0]			
0x4A		23:16								
0x4B		31:24								
0x4C										
	Reserved									
0x4F										
0x50		7:0	RF1L	RF1F	RF1W	RF1N	RF0L	RF0F	RF0W	RF0N
0x51	IR	15:8	TEFL	TEFF	TEFW	TEFN	TFE	TCF	TC	HPM
0x52		23:16	EP	ELO	BEU	BEC	DRX	TOO	MRAF	TSW
0x53		31:24			ARA	PED	PEA	WDI	BO	EW
0x54	-	7:0	RF1LE	RF1FE	RF1WE	RF1NE	RF0LE	RF0FE	RF0WE	RF0NE
0x55	IE	15:8	TEFLE	TEFFE	TEFWE	TEFNE	TFEE	TCFE	TCE	HPME
0x56	-	23:16	EPE	ELOE	BEUE	BECE	DRXE	TOOE	MRAFE	TSWE
0x57		31:24			ARAE	PEDE	PEAE	WDIE	BOE	EWE
0x58	-	7:0	RF1LL	RF1FL	RF1WL	RF1NL	RF0LL	RF0FL	RF0WL	RF0NL
0x59	ILS	15:8	TEFLL	TEFFL	TEFWL	TEFNL	TFEL	TCFL	TCL	HPML
0x5A		23:16	EPL	ELOL	BEUL	BECL	DRXL	TOOL	MRAFL	TSWL
0x5B		31:24			ARAL	PEDL	PEAL	WDIL	BOL	EWL
Ux5C	-	/:0							EININ	EININ
UX5D	ILE	15:8								
0x5E		23:10								
0x5F		31:24								
0x60	Reserved									
 0x7F	i leseiveu									
0x80		7:0				S[1:0]	ΔΝΕΙ	=[1:0]	RRES	RRFF
0x81	-	15.8						-[]		
0x82	GFC	23.16								
0x83	-	31.24								
0x84		7:0				FLSS	A[7:0]			
0x85	SIDFC	15.8				FI 89	A[15:8]			
0,00		10.0				1 1 1 3 3/				

Bit	31	30	29	28	27	26	25	24
				CAPTMC	DDE1[1:0]		CAPTMO	DE0[1:0]
Access				R/W	R/W		R/W	R/W
Reset				0	0		0	0
Bit	23	22	21	20	19	18	17	16
			COPEN1	COPEN0			CAPTEN1	CAPTEN0
Access			R/W	R/W			R/W	R/W
Reset			0	0			0	0
Bit	15	14	13	12	11	10	9	8
					ALOCK	F	PRESCALER[2:0]
Access					R/W	R/W	R/W	R/W
Reset					0	0	0	0
Bit	7	6	5	4	3	2	1	0
	ONDEMAND	RUNSTDBY	PRESCS	YNC[1:0]	MOD	E[1:0]	ENABLE	SWRST
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	W
Reset	0	0	0	0	0	0	0	0

Bits 28:27 – CAPTMODE1[1:0]: Capture mode Channel 1

These bits select the channel 1 capture mode.

Value	Name	Description
0x0	DEFAULT	Default capture
0x1	CAPTMIN	Minimum capture
0x2	CAPTMAX	Maximum capture
0x3		Reserved

Bits 25:24 – CAPTMODE0[1:0]: Capture mode Channel 0

These bits select the channel 0 capture mode.

Value	Name	Description
0x0	DEFAULT	Default capture
0x1	CAPTMIN	Minimum capture
0x2	CAPTMAX	Maximum capture
0x3		Reserved

Bits 20, 21 – COPENx: Capture On Pin x Enable

Bit x of COPEN[1:0] selects the trigger source for capture operation, either events or I/O pin input.

Value	Description
0	Event from Event System is selected as trigger source for capture operation on channel x.
1	I/O pin is selected as trigger source for capture operation on channel x.

Bits 16, 17 – CAPTENx: Capture Channel x Enable

Bit x of CAPTEN[1:0] selects whether channel x is a capture or a compare channel.

These bits are not synchronized.

Fault Actions

Different fault actions can be configured individually for Fault A and Fault B. Most fault actions are not mutually exclusive; hence two or more actions can be enabled at the same time to achieve a result that is a combination of fault actions.

KeepThis is enabled by writing the Fault n Keeper bit in the Recoverable Fault n ConfigurationActionregister (FCTRLn.KEEP) to '1'. When enabled, the corresponding channel output will be
clamped to zero as long as the fault condition is present. The clamp will be released on the
start of the first cycle after the fault condition is no longer present, see next Figure.

Figure 36-25. Waveform Generation with Fault Qualification and Keep Action



Restart This is enabled by writing the Fault n Restart bit in Recoverable Fault n Configuration register (FCTRLn.RESTART) to '1'. When enabled, the timer/counter will be restarted as soon as the corresponding fault condition is present. The ongoing cycle is stopped and the timer/counter starts a new cycle, see Figure 36-26. In Ramp 1 mode, when the new cycle starts, the compare outputs will be clamped to inactive level as long as the fault condition is present.

Note: For RAMP2 operation, when a new timer/counter cycle starts the cycle index will change automatically, see Figure 36-27. Fault A and Fault B are qualified only during the cycle A and cycle B respectively: Fault A is disabled during cycle B, and Fault B is disabled during cycle A.





CTRLA.RESOLUTION	Bits [n:0]
0x0 - NONE	-
0x1 - DITH4	3:0
0x2 - DITH5	4:0
0x3 - DITH6	5:0 (depicted)

36.8.22 Channel x Compare/Capture Buffer Value

CCBUFx is copied into CCx at TCC update time

Name:CCBUFOffset:0x70 + n*0x04 [n=0..3]Reset:0x00000000Property:Write-Synchronized, Read-Synchronized

Bit	31	30	29	28	27	26	25	24
Access		•						
Reset								
Bit	23	22	21	20	19	18	17	16
Γ				CCBUF	[17:10]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				CCBU	IF[9:2]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Γ	CCBL	JF[1:0]			DITHER	BUF[5:0]		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 23:6 – CCBUF[17:0]: Channel x Compare/Capture Buffer Value

These bits hold the value of the Channel x Compare/Capture Buffer Value register. The register serves as the buffer for the associated compare or capture registers (CCx). Accessing this register using the CPU or DMA will affect the corresponding CCBUFVx status bit.

Note: When the TCC is configured as 16-bit timer/counter, the excess bits are read zero.

Note: This bit field occupies the MSB of the register, [23:m]. m is dependent on the Resolution bit in the Control A register (CTRLA.RESOLUTION):

CTRLA.RESOLUTION	Bits [23:m]
0x0 - NONE	23:0
0x1 - DITH4	23:4

Table 37-4. D-Latch Characteristics

G	D	ουτ
0	х	Hold state (no change)
1	0	Clear
1	1	Set

RS Latch (RS)

When this configuration is selected, the S-input is driven by the even LUT output (LUT0 and LUT2), and the R-input is driven by the odd LUT output (LUT1 and LUT3), as shown in Figure 37-17.

Figure 37-17. RS-Latch



When the even LUT is disabled LUTCTRL0.ENABLE=0 / LUTCTRL2.ENABLE=0), the latch output will be cleared. The R-input is forced enabled for one more APB clock cycle and S-input to zero. In all other cases, the latch output (OUT) is refreshed as shown in Table 37-5.

Table 37-5. RS-Latch Characteristics

S	R	ουτ
0	0	Hold state (no change)
0	1	Clear
1	0	Set
1	1	Forbidden state

37.6.3 Events

The CCL can generate the following output events:

• OUTx: Lookup Table Output Value

Writing a '1' to the LUT Control Event Output Enable bit (LUTCTRL.LUTEO) enables the corresponding output event. Writing a '0' to this bit disables the corresponding output event.

The CCL can take the following actions on an input event:

• INSELx: The event is used as input for the TRUTH table. For further details refer to Events.

Writing a '1' to the LUT Control Event Input Enable bit (LUTCTRL.LUTEI) enables the corresponding action on input event. Writing a '0' to this bit disables the corresponding action on input event.

Related Links

PORT: IO Pin Controller

38.5.2 Power Management

The ADC will continue to operate in any sleep mode where the selected source clock is running. The ADC's interrupts can be used to wake up the device from sleep modes. Events connected to the event system can trigger other operations in the system without exiting sleep modes.

Related Links

PM - Power Manager

38.5.3 Clocks

The ADC bus clocks (CLK_APB_ADCx) can be enabled in the Main Clock, which also defines the default state.

Each ADC requires a generic clock (GCLK_ADCx). This clock must be configured and enabled in the Generic Clock Controller (GCLK) before using the ADC.

A generic clock is asynchronous to the bus clock. Due to this asynchronicity, writes to certain registers will require synchronization between the clock domains. Refer to *Synchronization* for further details.

Related Links

Synchronization
Peripheral Clock Masking
GCLK - Generic Clock Controller

38.5.4 DMA

The DMA request line is connected to the DMA Controller (DMAC). Using the ADC DMA requests requires the DMA Controller to be configured first.

Related Links

DMAC - Direct Memory Access Controller

38.5.5 Interrupts

The interrupt request line is connected to the interrupt controller. Using the ADC interrupt requires the interrupt controller to be configured first.

Related Links

Nested Vector Interrupt Controller

38.5.6 Events

The events are connected to the Event System.

Related Links

EVSYS – Event System

38.5.7 Debug Operation

When the CPU is halted in debug mode the ADC will halt normal operation. The ADC can be forced to continue operation during debugging. Refer to DBGCTRL register for details.

38.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the peripheral access controller (PAC), except the following register:

40. AC – Analog Comparators

40.1 Overview

The Analog Comparator (AC) supports multiple individual comparators. Each comparator (COMP) compares the voltage levels on two inputs, and provides a digital output based on this comparison. Each comparator may be configured to generate interrupt requests and/or peripheral events upon several different combinations of input change.

Hysteresis and propagation delay can be adjusted to achieve the optimal operation for each application.

The input selection includes four shared analog port pins and several internal signals. Each comparator output state can also be output on a pin for use by external devices.

The comparators are grouped in pairs on each port. The AC peripheral implements one or two pairs of comparators. These are called Comparator 0 (COMP0) and Comparator 1 (COMP1) for the first pair and Comparator 2 (COMP2) and Comparator 3 (COMP3) for the second pair. They have identical behaviors, but separate control registers. Each pair can be set in window mode to compare a signal to a voltage range instead of a single voltage level.

40.2 Features

- Four individual comparators
- Selectable propagation delay versus current consumption
- Hysteresis: On or Off
- Analog comparator outputs available on pins
 - Asynchronous or synchronous
- Flexible input selection:
 - Four pins selectable for positive or negative inputs
 - Ground (for zero crossing)
 - Bandgap reference voltage
 - 64-level programmable VDD scaler per comparator
 - DAC (if available)
- Interrupt generation on:
 - Rising or falling edge
 - Toggle
 - End of comparison
- Window function interrupt generation on:
 - Signal above window
 - Signal inside window
 - Signal below window
 - Signal outside window
 - Event generation on:
 - Comparator output
 - Window function inside/outside window
- Optional digital filter on comparator output

PAC write-protection does not apply to accesses through an external debugger.

Related Links

PAC - Peripheral Access Controller

40.5.9 Analog Connections

Each comparator has up to four I/O pins that can be used as analog inputs. Each pair of comparators shares the same four pins. These pins must be configured for analog operation before using them as comparator inputs.

Any internal reference source, such as a bandgap voltage reference, or DAC must be configured and enabled prior to its use as a comparator input.

40.6 Functional Description

40.6.1 Principle of Operation

Each comparator has one positive input and one negative input. Each positive input may be chosen from a selection of analog input pins. Each negative input may be chosen from a selection of both analog input pins and internal inputs, such as a bandgap voltage reference.

The digital output from the comparator is '1' when the difference between the positive and the negative input voltage is positive, and '0' otherwise.

The individual comparators can be used independently (normal mode) or paired to form a window comparison (window mode).

40.6.2 Basic Operation

40.6.2.1 Initialization

Some registers are enable-protected, meaning they can only be written when the module is disabled.

The following register is enable-protected:

• Event Control register (EVCTRL)

Enable-protection is denoted by the "Enable-Protected" property in each individual register description.

40.6.2.2 Enabling, Disabling and Resetting

The AC is enabled by writing a '1' to the Enable bit in the Control A register (CTRLA.ENABLE). The AC is disabled writing a '0' to CTRLA.ENABLE.

The AC is reset by writing a '1' to the Software Reset bit in the Control A register (CTRLA.SWRST). All registers in the AC will be reset to their initial state, and the AC will be disabled. Refer to *CTRLA* for details.

40.6.2.3 Comparator Configuration

Each individual comparator must be configured by its respective Comparator Control register (COMPCTRLx) before that comparator is enabled. These settings cannot be changed while the comparator is enabled.

- Select the desired measurement mode with COMPCTRLx.SINGLE. See Starting a Comparison for more details.
- Select the desired hysteresis with COMPCTRLx.HYSTEN. See Input Hysteresis for more details.
- Select the comparator speed versus power with COMPCTRLx.SPEED. See Propagation Delay vs. Power Consumption for more details.

43.5 **Product Dependencies**

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

43.5.1 I/O Lines

Not applicable.

43.5.2 Power Management

The TSENS will continue to operate in any sleep mode where the selected source clock is running. The TSENS's interrupts can be used to wake up the device from sleep modes. Events connected to the event system can trigger other operations in the system without exiting sleep modes. Refer to the Power Manager chapter for details on the different sleep modes.

43.5.3 Clocks

The TSENS bus clock (CLK_TSENS_APB) can be enabled and disabled in the Main Clock module, and the default state of CLK_TSENS_APB can be found in the Peripheral Clock Masking section.

A generic clock (GCLK_TSENS) is required to clock the TSENS. This clock must be configured and enabled in the generic clock controller before using the TSENS.

This generic clock is asynchronous to the bus clock (CLK_TSENS_APB). Due to this asynchronicity, writes to certain registers will require synchronization between the clock domains. Refer to Synchronization for details.

Related Links

Peripheral Clock Masking GCLK - Generic Clock Controller

43.5.4 DMA

The DMA request line is connected to the DMA Controller (DMAC). Using the TSENS Controller DMA request requires the DMA Controller to be configured first.

Related Links

DMAC - Direct Memory Access Controller

43.5.5 Interrupts

The interrupt request lines are connected to the interrupt controller. Using the TSENS interrupts requires the interrupt controller to be configured first.

Related Links

Nested Vector Interrupt Controller

43.5.6 Events

The events are connected to the Event System. Refer to the Event System section for details on how to configure the Event System.

Related Links

EVSYS – Event System

43.5.7 Debug Operation

When the CPU is halted in debug mode the TSENS will halt normal operation. Any on-going measurements will be completed. The TSENS can be forced to continue operation during debugging. Refer to DBGCTRL for details.

Table 48-6. Package Characteristics	
Moisture Sensitivity Level	MSL3
Table 48-7. Package Reference	
JEDEC Drawing Reference	MS-026
JESD97 Classification	E3