

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, WDT
Number of I/O	38
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsamc20g17a-mut

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

16.6.	Functional Description	143
16.7.	Register Summary	149
16.8.	Register Description	154
17 MCI	K – Main Clock	163
	Overview	
	Features	
	Block Diagram	
	Signal Description	
	Product Dependencies	
	Functional Description	
	Register Summary	
	Register Description	
	C – Reset Controller	
	Overview	
	Features	
18.3.	Block Diagram	
18.4.	Signal Description	183
18.5.	Product Dependencies	
18.6.	Functional Description	
	Register Summary	
18.8.	Register Description	
19. PM -	– Power Manager	
19.1.	Overview	187
	OverviewFeatures	
19.2.		
19.2. 19.3.	Features	187 187
19.2. 19.3. 19.4.	Features Block Diagram	
19.2. 19.3. 19.4. 19.5.	Features Block Diagram Signal Description	
19.2. 19.3. 19.4. 19.5. 19.6.	Features Block Diagram Signal Description Product Dependencies	
19.2. 19.3. 19.4. 19.5. 19.6. 19.7.	Features Block Diagram Signal Description Product Dependencies. Functional Description	
19.2. 19.3. 19.4. 19.5. 19.6. 19.7. 19.8.	Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description.	
19.2. 19.3. 19.4. 19.5. 19.6. 19.7. 19.8. 20. OSC	Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description CCTRL – Oscillators Controller	
19.2. 19.3. 19.4. 19.5. 19.6. 19.7. 19.8. 20. OSC 20.1.	Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description CCTRL – Oscillators Controller Overview	
19.2. 19.3. 19.4. 19.5. 19.6. 19.7. 19.8. 20. OSC 20.1. 20.2.	Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description CCTRL – Oscillators Controller Overview Features	
19.2. 19.3. 19.4. 19.5. 19.6. 19.7. 19.8. 20. OSC 20.1. 20.2. 20.3.	Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description CCTRL – Oscillators Controller Overview Features Block Diagram	
19.2. 19.3. 19.4. 19.5. 19.6. 19.7. 19.8. 20. OSC 20.1. 20.2. 20.3. 20.4.	Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description CCTRL – Oscillators Controller Overview Features Block Diagram Signal Description	
19.2. 19.3. 19.4. 19.5. 19.6. 19.7. 19.8. 20. OSC 20.1. 20.2. 20.3. 20.4. 20.5.	Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description CCTRL – Oscillators Controller Overview Features Block Diagram Signal Description Product Dependencies	
19.2. 19.3. 19.4. 19.5. 19.6. 19.7. 19.8. 20. OSC 20.1. 20.2. 20.3. 20.4. 20.5. 20.6.	Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description CCTRL – Oscillators Controller Overview Features Block Diagram Signal Description Product Dependencies Functional Description	
19.2. 19.3. 19.4. 19.5. 19.6. 19.7. 19.8. 20. OSC 20.1. 20.2. 20.3. 20.4. 20.5. 20.6. 20.7.	Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description CCTRL – Oscillators Controller Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary	
19.2. 19.3. 19.4. 19.5. 19.6. 19.7. 19.8. 20. OSC 20.1. 20.2. 20.3. 20.4. 20.5. 20.6. 20.7. 20.8.	Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description CCTRL – Oscillators Controller Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description	187 187 187 187 187 188 192 192 192 194 194 194 194 195 195 195 195 195 206 207
19.2. 19.3. 19.4. 19.5. 19.6. 19.7. 19.8. 20. OSC 20.1. 20.2. 20.3. 20.4. 20.5. 20.6. 20.7. 20.8.	Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description CCTRL – Oscillators Controller Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary	187 187 187 187 187 188 192 192 192 194 194 194 194 195 195 195 195 195 206 207
19.2. 19.3. 19.4. 19.5. 19.6. 19.7. 19.8. 20. OSC 20.1. 20.3. 20.4. 20.3. 20.4. 20.5. 20.6. 20.7. 20.8. 21. OSC 21.1.	Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary. Register Description. CCTRL – Oscillators Controller. Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Product Dependencies. Functional Description. Product Dependencies. Functional Description. Product Dependencies. Functional Description. Register Summary. Register Summary. Register Description. C32KCTRL – 32KHz Oscillators Controller. Overview.	
19.2. 19.3. 19.4. 19.5. 19.6. 19.7. 19.8. 20. OSC 20.1. 20.3. 20.4. 20.3. 20.4. 20.5. 20.6. 20.7. 20.8. 21. OSC 21.1.	Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary. Register Description. CCTRL – Oscillators Controller. Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Signal Description. Product Dependencies. Functional Description. Product Dependencies. Functional Description. Register Summary. Register Description. Register Description. Register Description. C32KCTRL – 32KHz Oscillators Controller.	
19.2. 19.3. 19.4. 19.5. 19.6. 19.7. 19.8. 20. OSC 20.1. 20.2. 20.3. 20.4. 20.5. 20.6. 20.7. 20.8. 21. OSC 21.1. 21.2.	Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary. Register Description. CCTRL – Oscillators Controller. Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Product Dependencies. Functional Description. Product Dependencies. Functional Description. Product Dependencies. Functional Description. Register Summary. Register Summary. Register Description. C32KCTRL – 32KHz Oscillators Controller. Overview.	187 187 187 187 187 188 192 192 192 192 194 194 194 194 195 195 195 195 195 206 207 228 228 228

SAM C20/C21


Peripheral Name	Base Address	IRQ Line	AHI	B Clock	AP	B Clock	Generic Clock	P	AC		Events	DMA	
			Index	Enabled at Reset	Index	Enabled at Reset	Index	Index	Prot at Reset	User	Generator	Index	Sleep Walkin
SERCOM4	0x42001400	13			5	N	23: CORE 18: SLOW	5	N			10: RX 11: TX	Y
SERCOM5	0x42001800	14			6	N	25: CORE 24: SLOW	6	N			12: RX 13: TX	Y
CAN0	0x42001C00	15	8	N			26	7				14: DEBUG	N/A
CAN1	0x42002000	16	9	N			27	8				15: DEBUG	N/A
TCC0	0x42002400	17			9	N	28	9	N	9-10: EV0-1 11-14: MC0-3	34: OVF 35: TRG 36: CNT 37-40: MC0-3	16: OVF 17-20: MC0-3	Y
TCC1	0x42002800	18			10	N	28	10	Ν	15-16: EV0-1 17-18: MC0-1	41: OVF 42: TRG 43: CNT 44-45: MC0-1	21: OVF 22-23: MC0-1	Y
TCC2	0x42002C00	19			11	N	29	11	N	19-20: EV0-1 21-22: MC0-1	46: OVF 47: TRG 48: CNT 49-50: MC0-1	24: OVF 25-26: MC0-1	Y
TC0	0x42003000	20			12	N	30	12	N	23: EVU	51: OVF 52-53: MC0-1	27: OVF 28-29: MC0-1	Y
TC1	0x42003400	21			13	N	30	13	N	24: EVU	54: OVF 55-56: MC0-1	30: OVF 31-32: MC0-1	Y
TC2	0x42003800	22			14	N	31	14	N	25: EVU	57: OVF 58-59: MC0-1	33: OVF 34-35: MC0-1	Y
TC3	0x42003C00	23			15	N	31	15	N	26: EVU	60: OVF 61-62: MC0-1	36: OVF 37-38: MC0-1	Y
TC4	0x42004000	24			16	N	32	16	N	27: EVU	63: OVF 64-65: MC0-1	39: OVF 40-41: MC0-1	Y
ADC0	0x42004400	25			17	N	33	17	N	28: START 29: SYNC	66: RESRDY 67: WINMON	42: RESRDY	Y
ADC1	0x42004800	26			18	N	34	18	N	30: START 31: SYNC	68: RESRDY 69: WINMON	43: RESRDY	Y
SDADC	0x42004C00	29			19	N	35	19	N	32: START 33: FLUSH	70: RESRDY 71: WINMON	44: RESRDY	Y
AC	0x42005000	27			20	N	40	20	N	34-37: SOC0-3	72-75: COMP0-3 76-77: WIN0-1		Y
DAC	0x42005400	28			21	N	36	21	N	38: START	78: EMPTY	45: EMPTY	Y
PTC	0x42005800	30			22	N	37	22	N	39: STCONV	79: EOC 80: WCOMP	EOC: 46 WCOMP: 47 SEQ: 48	
	0x42005C00		10	Y	23	N	38	23	N	40-43 : LUTIN0-3	81-84: LUTOUT0-3		Y
AHB-APB Bridge D	0x43000000		13	Y	0								N/A
SERCOM6	0x43000000	9			0	N	41: CORE 18: SLOW	0	N			49: RX 50: TX	Y

 Name:
 SYNCBUSY

 Offset:
 0x04

 Reset:
 0x0000000

 Property:
 –



Bits 2, 3, 4, 5, 6, 7, 8, 9 – GENCTRL: Generator Control n Synchronization Busy

This bit is cleared when the synchronization of the Generator Control n register (GENCTRLn) between clock domains is complete, or when clock switching operation is complete.

This bit is set when the synchronization of the Generator Control n register (GENCTRLn) between clock domains is started.

Bit 0 – SWRST: Software Reset Synchronization Busy

This bit is cleared when the synchronization of the CTRLA.SWRST register bit between clock domains is complete.

This bit is set when the synchronization of the CTRLA.SWRST register bit between clock domains is started.

16.8.3 Generator Control

GENCTRLn controls the settings of Generic Generator n (n=0..8). The reset value is 0x00000106 for Generator n=0, else 0x00000000

 Name:
 GENCTRL0, GENCTRL1, GENCTRL2, GENCTRL3, GENCTRL4, GENCTRL5, GENCTRL6, GENCTRL7, GENCTRL8

 Offset:
 0x20 + n*0x04 [n=0..8]

 Reset:
 0x00000106

Property: PAC Write-Protection, Write-Synchronized

Offset	Name	Bit Pos.						
0x2C	DPLLSYNCBUSY	7:0			DPLLPRESC	DPLLRATIO	ENABLE	
0x2D								
	Reserved							
0x2F								
0x30	DPLLSTATUS	7:0					CLKRDY	LOCK
0x31								
	Reserved							
0x37								
0x38		7:0			FCAI	_[5:0]		
0x39		15:8					FRANC	GE[1:0]
0x3A	CAL48M	23:16		-	TCAI	_[5:0]		
0x3B		31:24						

20.8 Register Description

Registers can be 8, 16, or 32 bits wide. Atomic 8-, 16-, and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the "PAC Write-Protection" property in each individual register description. Refer to the Register Access Protection section and the PAC - Peripheral Access Controller chapter for details.

Some registers require synchronization when read and/or written. Synchronization is denoted by the "Read-Synchronized" or "Write.Synchronized" property in each individual register description. Refer to the Synchronization section for details.

20.8.1 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name:INTENCLROffset:0x00 [ID-00001eee]Reset:0x00000000Property:PAC Write-Protection

When the Run in Standby bit in the VREG register (VREG.RUNSTDBY) is written to '1', VDDCORE is supplied by the main voltage regulator. The VDDCORE level is set to the active mode voltage level.

Related Links

Sleep Mode Controller

22.6.2 Voltage Reference System Operation

The reference voltages are generated by a functional block DETREF inside of the SUPC. DETREF is providing a fixed-voltage source, BANDGAP=1V, and a variable voltage, INTREF.

22.6.2.1 Initialization

The voltage reference output and the temperature sensor are disabled after any Reset.

22.6.2.2 Enabling, Disabling, and Resetting

The voltage reference output is enabled/disabled by setting/clearing the Voltage Reference Output Enable bit in the Voltage Reference register (VREF.VREFOE).

The temperature sensor is enabled/disabled by setting/clearing the Temperature Sensor Enable bit in the Voltage Reference register (VREF.TSEN).

Note: When VREF.ONDEMAND=0, it is not recommended to enable both voltage reference output and temperature sensor at the same time - only the voltage reference output will be present at both ADC inputs.

22.6.2.3 Selecting a Voltage Reference

The Voltage Reference Selection bit field in the VREF register (VREF.SEL) selects the voltage of INTREF to be applied to analog modules, e.g. the ADC.

22.6.2.4 Sleep Mode Operation

The Voltage Reference output and the Temperature Sensor output behavior during sleep mode can be configured using the Run in Standby bit and the On Demand bit in the Voltage Reference register (VREF.RUNSTDBY, VREF.ONDEMAND), see the following table:

Table 22-1. VREF Sleep Mode Operation

VREF.ONDEMAND	VREF.RUNSTDBY	Voltage Reference Sleep behavior
-	-	Disable
0	0	Always run in all sleep modes except standby sleep mode
0	1	Always run in all sleep modes including standby sleep mode
1	0	Only run if requested by the ADC, in all sleep modes <i>except</i> standby sleep mode
1	1	Only run if requested by the ADC, in all sleep modes <i>including</i> standby sleep mode

22.6.3 Brown-Out Detectors

22.6.3.1 Initialization

Before a Brown-Out Detector (BODVDD) is enabled, it must be configured, as outlined by the following:

- Set the BOD threshold level (BODVDD.LEVEL)
- Set the configuration in active, standby (BODVDD.ACTCDG, BODVDD.STDBYCFG)
- Set the prescaling value if the BOD will run in sampling mode (BODVDD.PSEL)
- Set the action and hysteresis (BODVDD.ACTION and BODVDD.HYST)

Bit	31	30	29	28	27	26	25	24
				COMP	[31:24]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				COMP	[23:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				COMF	P[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				COM	P[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:0 – COMP[31:0]: Compare Value

The 32-bit value of COMP0 is continuously compared with the 32-bit COUNT value. When a match occurs, the Compare 0 interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.CMP0) is set on the next counter cycle, and the counter value is cleared if CTRLA.MATCHCLR is '1'.

Bit	31	30	29	28	27	26	25	24			
	RWWEEP[11:4]										
Access	R	R	R	R	R	R	R	R			
Reset	0	0	0	0	0	0	0	0			
Bit	23	22	21	20	19	18	17	16			
		RWWE	EP[3:0]				PSZ[2:0]				
Access	R	R	R	R		R	R	R			
Reset	0	0	0	0		x	х	x			
Bit	15	14	13	12	11	10	9	8			
				NVM	P[15:8]						
Access	R	R	R	R	R	R	R	R			
Reset	x	x	x	x	х	х	х	х			
Bit	7	6	5	4	3	2	1	0			
				NVM	P[7:0]						
Access	R	R	R	R	R	R	R	R			
Reset	x	x	x	x	х	x	x	x			

Bits 31:20 – RWWEEP[11:0]: Read While Write EEPROM emulation area Pages

Indicates the number of pages in the RWW EEPROM emulation address space.

Bits 18:16 – PSZ[2:0]: Page Size

Indicates the page size. Not all devices of the device families will provide all the page sizes indicated in the table.

Value	Name	Description
0x0	8	8 bytes
0x1	16	16 bytes
0x2	32	32 bytes
0x3	64	64 bytes
0x4	128	128 bytes
0x5	256	256 bytes
0x6	512	512 bytes
0x7	1024	1024 bytes

Bits 15:0 – NVMP[15:0]: NVM Pages

Indicates the number of pages in the NVM main address space.

27.8.4 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name:INTENCLROffset:0x0C [ID-0000b2c]Reset:0x00Property:PAC Write-Protection

SAM C20/C21

Offset	Name	Bit Pos.									
0x17		31:24					EVD11	EVD10	EVD9	EVD9	
0x18		7:0	OVR7	OVR6	OVR5	OVR4	OVR3	OVR2	OVR1	OVR0	
0x19	INTFLAG	15:8					OVR11	OVR10	OVR9	OVR8	
0x1A		23:16	EVD7	EVD6	EVD5	EVD4	EVD3	EVD2	EVD1	EVD0	
0x1B		31:24					EVD11	EVD10	EVD9	EVD9	
0x1C		7:0				CHAN	NEL[7:0]				
0x1D		15:8						CHANN	EL[11:8]		
0x1E	SWEVT	23:16									
0x1F		31:24									

29.7.2 CHANNELn

Offset	Name	Bit Pos.										
0x20 + 0x4*n		7:0		EVGEN[7:0]								
0x4 11 0x21 +												
0x4*n	CHANNELn	15:8	ONDEMAND	RUNSTDBY			EDGS	EL[1:0]	PATH	I [1:0]		
0x22 +	CHANNEELI	23:16										
0x4*n		23.10										
0x23 +	31:24	31.24										
0x4*n												

29.7.3 USERm

Offset	Name	Bit Pos.					
0x80 + 0x4*m	USERm	7:0		CHANN	IEL[7:0]		
0x81 + 0x4*m		15:8					
0x82 + 0x4*m		23:16					
0x83 + 0x4*m		31:24					

29.8 Register Description

Registers can be 8, 16, or 32 bits wide. Atomic 8-, 16-, and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register, and the 8-bit halves of a 16-bit register can be accessed directly.

Optional write-protection by the Peripheral Access Controller (PAC) is denoted by the "PAC Write-Protection" property in each individual register description.

Refer to Register Access Protection and PAC - Peripheral Access Controller.

Related Links

Value	Description
0	The receiver is disabled or being enabled.
1	The receiver is enabled or will be enabled when the USART is enabled.

Bit 16 – TXEN: Transmitter Enable

Writing '0' to this bit will disable the USART transmitter. Disabling the transmitter will not become effective until ongoing and pending transmissions are completed.

Writing '1' to CTRLB.TXEN when the USART is disabled will set CTRLB.TXEN immediately. When the USART is enabled, CTRLB.TXEN will be cleared, and SYNCBUSY.CTRLB will be set and remain set until the transmitter is enabled. When the transmitter is enabled, CTRLB.TXEN will read back as '1'.

Writing '1' to CTRLB.TXEN when the USART is enabled will set SYNCBUSY.CTRLB, which will remain set until the transmitter is enabled, and CTRLB.TXEN will read back as '1'.

This bit is not enable-protected.

Value	Description
0	The transmitter is disabled or being enabled.
1	The transmitter is enabled or will be enabled when the USART is enabled.

Bit 13 - PMODE: Parity Mode

This bit selects the type of parity used when parity is enabled (CTRLA.FORM is '1'). The transmitter will automatically generate and send the parity of the transmitted data bits within each frame. The receiver will generate a parity value for the incoming data and parity bit, compare it to the parity mode and, if a mismatch is detected, STATUS.PERR will be set.

This bit is not synchronized.

Value	Description
0	Even parity.
1	Odd parity.

Bit 10 – ENC: Encoding Format

This bit selects the data encoding format.

This bit is not synchronized.

Value	Description
0	Data is not encoded.
1	Data is IrDA encoded.

Bit 9 – SFDE: Start of Frame Detection Enable

This bit controls whether the start-of-frame detector will wake up the device when a start bit is detected on the RxD line.

This bit is not synchronized.

SFDE	INTENSET.RXS	INTENSET.RXC	Description
0	x	Х	Start-of-frame detection disabled.
1	0	0	Reserved
1	0	1	Start-of-frame detection enabled. RXC wakes up the device from all sleep modes.

33.10 Register Description - I²C Master

Registers can be 8, 16, or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register, and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Optional PAC write-protection is denoted by the "PAC Write-Protection" property in each individual register description. For details, refer to Register Access Protection.

Some registers are synchronized when read and/or written. Synchronization is denoted by the "Write-Synchronized" or the "Read-Synchronized" property in each individual register description. For details, refer to Synchronization.

Some registers are enable-protected, meaning they can only be written when the peripheral is disabled. Enable-protection is denoted by the "Enable-Protected" property in each individual register description.

33.10.1 Control A

Name: CTRLA Offset: 0x00 Reset: 0x0000000 Property: PAC Write-Protection, Enable-Protected

Bit	31	30	29	28	27	26	25	24	
		LOWTOUT	INACTO	DUT[1:0]	SCLSM		SPEE	D[1:0]	
Access		R/W	R/W	R/W	R/W		R/W	R/W	
Reset		0	0	0	0		0	0	
Bit	23	22	21	20	19	18	17	16	
	SEXTTOEN	MEXTTOEN	SDAHC	DLD[1:0]				PINOUT	
Access	R/W	R/W	R/W	R/W				R/W	
Reset	0	0	0	0				0	
Bit	15	14	13	12	11	10	9	8	
Access									
Reset									
Bit	7	6	5	4	3	2	1	0	
	RUNSTDBY				MODE[2:0]		ENABLE	SWRST	
Access	R/W			R/W	R/W	R/W	R/W	R/W	
Reset	0			0	0	0	0	0	

Bit 30 - LOWTOUT: SCL Low Time-Out

This bit enables the SCL low time-out. If SCL is held low for 25ms-35ms, the master will release its clock hold, if enabled, and complete the current transaction. A stop condition will automatically be transmitted.

INTFLAG.SB or INTFLAG.MB will be set as normal, but the clock hold will be released. The STATUS.LOWTOUT and STATUS.BUSERR status bits will be set.

This bit is not synchronized.

Table 34-4. Example Filter Configuration for Rx Buffers

Filter Element	SFID1[10:0] / EFID1[28:0]	SFID2[10:9] / EFID2[10:9]	SFID2[5:0] / EFID2[5:0]
0	ID message 1	00	00 0000
1	ID message 2	00	00 0001
2	ID message 3	00	00 0010

After the last word of a matching received message has been written to the Message RAM, the respective New Data flag in register NDAT1, NDAT2 is set. As long as the New Data flag is set, the respective Rx Buffer is locked against updates from received matching frames. The New Data flags have to be reset by the CPU by writing a '1' to the respective bit position.

While an Rx Buffer's New Data flag is set, a Message ID Filter Element referencing this specific Rx Buffer will not match, causing the acceptance filtering to continue. Following Message ID Filter Elements may cause the received message to be stored into another Rx Buffer, or into an Rx FIFO, or the message may be rejected, depending on filter configuration.

Rx Buffer Handling

- Reset interrupt flag IR.DRX
- Read New Data registers
- Read messages from Message RAM
- Reset New Data flags of processed messages

34.6.5.4 Debug on CAN Support

Debug messages are stored into Rx Buffers. For debug handling three consecutive Rx buffers (e.g. #61, #62, #63) have to be used for storage of debug messages A, B, and C. The format is the same as for an Rx Buffer or an Rx FIFO element (see Rx Buffer and FIFO Element).

Advantage: Fixed start address for the DMA transfers (relative to RXBC.RBSA), no additional configuration required.

For filtering of debug messages Standard / Extended Filter Elements with SFEC / EFEC = "111" have to be set up. Messages matching these filter elements are stored into the Rx Buffers addressed by SFID2 / EFID2[5:0].

After message C has been stored, the DMA request output is activated and the three messages can be read from the Message RAM under DMA control. The RAM words holding the debug messages will not be changed by the CAN while DMA request is activated. The behavior is similar to that of an Rx Buffers with its New Data flag set.

After the DMA has completed the DMA unit sets the DMA acknowledge. This resets DMA request. Now the CAN is prepared to receive the next set of debug messages.

Filtering for Debug Messages

Filtering for debug messages is done by configuring one Standard / Extended Message ID Filter Element for each of the three debug messages. To enable a filter element to filter for debug messages SFEC / EFEC has to be programmed to "111". In this case fields SFID1 / SFID2 and EFID1 / EFID2 have a different meaning (see Standard Message ID Filter Element and Extended Message ID Filter Element). While SFID2 / EFID2[10:9] controls the debug message handling state machine, SFID2 / EFID2[5:0] controls the location for storage of a received debug message.

When a debug message is stored, neither the respective New Data flag nor IR.DRX are set. The reception of debug messages can be monitored via RXF1S.DMS.

Table 34-11. Event Type

Value	Name	Description
0x0 or 0x3	RES	Reserved
0x1	TXE	Tx event
0x2	TXC	Transmission in spite of cancellation (always set for transmission in DAR mode)

- E1 Bit 21 FDF: FD Format
 - 0 : Standard frame format.
 - 1 : CAN FD frame format (new DLC-coding and CRC).
- E1 Bit 20 BRS: Bit Rate Search
 - 0 : Frame received without bit rate switching.
 - 1 : Frame received with bit rate switching.
- E1 Bits 19:16 DLC[3:0]: Data Length Code

0-8 : CAN + CAN FD: received frame has 0-8 data bytes.

9-15 : CAN: received frame has 8 data bytes.

9-15 : CAN FD: received frame has 12/16/20/24/32/48/64 data bytes.

E1 Bits 15:0 - TXTS[15:0]: Tx Timestamp

Timestamp Counter value captured on start of frame transmission. Resolution depending on configuration of the Timestamp Counter Prescaler TSCC.TCP.

34.9.5 Standard Message ID Filter Element

Up to 128 filter elements can be configured for 11-bit standard IDs. When accessing a Standard Message ID Filter element, its address is the Filter List Standard Start Address SIDFC.FLSSA plus the index of the filter element (0 ... 127).

Table 34-12. Standard Message ID Filter Element

	31	3 0	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
s	S	T	:	SFEC	;					<u> </u>		0.01														<u> </u>		0.01				
3		0]		[2:0]						SFI	D1[1	0.0]														SFI	D2[1	0.0]				

• Bits 31:30 - SFT[1:0]: Standard Filter Type

This field defines the standard filter type.

Table 34-1	3. Standard	Filter Type
------------	-------------	-------------

Value	Name	Description
0x0	RANGE	Range filter from SFID1 to SFID2 (SFID2 >= SFID1)
0x1	DUAL	Dual ID filter for SFID1 or SFID2
0x2	CLASSIC	Classic filter: SFID1 = filter, SFID2 = mask
0x3	RES	Reserved

• Bits 29:27 - SFEC[2:0]: Standard Filter Element Configuration

Bit	7	6	5	4	3	2	1	0
							WAVEG	EN[1:0]
Access							R/W	R/W
Reset							0	0

Bits 1:0 – WAVEGEN[1:0]: Waveform Generation Mode

These bits select the waveform generation operation. They affect the top value, as shown in Waveform Output Operations. They also control whether frequency or PWM waveform generation should be used. The waveform generation operations are explained in Waveform Output Operations.


These bits are not synchronized.

Value	Name	Operation	Top Value	Output Waveform on Match	Output Waveform on Wraparound
0x0	NFRQ	Normal frequency	PER ¹ / Max	Toggle	No action
0x1	MFRQ	Match frequency	CC0	Toggle	No action
0x2	NPWM	Normal PWM	PER ¹ / Max	Set	Clear
0x3	MPWM	Match PWM	CC0	Set	Clear

1) This depends on the TC mode: In 8-bit mode, the top value is the Period Value register (PER). In 16and 32-bit mode it is the respective MAX value.

35.7.1.10 Driver Control

Name:DRVCTRLOffset:0x0DReset:0x00Property:PAC Write-Protection, Enable-Protected



Bit 0 – INVENx: Output Waveform x Invert Enable

Bit x of INVEN[1:0] selects inversion of the output or capture trigger input of channel x.

V	alue	Description
0		Disable inversion of the WO[x] output and IO input pin.
1		Enable inversion of the WO[x] output and IO input pin.

35.7.1.11 Debug Control

37.6 Functional Description

37.6.1 Principle of Operation

Configurable Custom Logic (CCL) is a programmable logic block that can use the device port pins, internal peripherals, and the internal Event System as both input and output channels. The CCL can serve as glue logic between the device and external devices. The CCL can eliminate the need for external logic component and can also help the designer overcome challenging real-time constrains by combining core independent peripherals in clever ways to handle the most time critical parts of the application independent of the CPU.

37.6.2 Operation

37.6.2.1 Initialization

The following bits are enable-protected, meaning that they can only be written when the corresponding even LUT is disabled (LUTCTRLx.ENABLE=0):

• Sequential Selection bits in the Sequential Control x (SEQCTRLx.SEQSEL) register

The following registers are enable-protected, meaning that they can only be written when the corresponding LUT is disabled (LUTCTRLx.ENABLE=0):

• LUT Control x (LUTCTRLx) register, except the ENABLE bit

Enable-protected bits in the LUTCTRLx registers can be written at the same time as LUTCTRLx.ENABLE is written to '1', but not at the same time as LUTCTRLx.ENABLE is written to '0'.

Enable-protection is denoted by the Enable-Protected property in the register description.

37.6.2.2 Enabling, Disabling, and Resetting

The CCL is enabled by writing a '1' to the Enable bit in the Control register (CTRL.ENABLE). The CCL is disabled by writing a '0' to CTRL.ENABLE.


Each LUT is enabled by writing a '1' to the Enable bit in the LUT Control x register (LUTCTRLx.ENABLE). Each LUT is disabled by writing a '0' to LUTCTRLx.ENABLE.

The CCL is reset by writing a '1' to the Software Reset bit in the Control register (CTRL.SWRST). All registers in the CCL will be reset to their initial state, and the CCL will be disabled. Refer to CTRL for details.

37.6.2.3 Lookup Table Logic

The lookup table in each LUT unit can generate any logic expression OUT as a function of three inputs (IN[2:0]), as shown in Figure 37-2. One or more inputs can be masked. The truth table for the expression is defined by TRUTH bits in LUT Control x register (LUTCTRLx.TRUTH).

Figure 37-2. Truth Table Output Value Selection



Bit	15	14	13	12	11	10	9	8
				WINL	Г[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				WINL	.T[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:0 – WINLT[15:0]: Window Lower Threshold

If the window monitor is enabled, these bits define the lower threshold value.

38.8.14 Window Monitor Upper Threshold

Name:WINUTOffset:0x10 [ID-0000120e]Reset:0x0000Property:PAV Write-Protection, Write-Synchronized

Bit	15	14	13	12	11	10	9	8
				WINU [.]	T[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				WINU	IT[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:0 – WINUT[15:0]: Window Upper Threshold

If the window monitor is enabled, these bits define the upper threshold value.

38.8.15 Gain Correction

Name:GAINCORROffset:0x12 [ID-0000120e]Reset:0x0000Property:PAC Write-Protection, Write-Synchronized

Bit	7	6	5	4	3	2	1	0
			WINMONEO	RESRDYEO	STARTINV	FLUSHINV	STARTEI	FLUSHEI
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0

Bit 5 – WINMONEO: Window Monitor Event Out

This bit indicates whether the Window Monitor event output is enabled or not and an output event will be generated when the window monitor detects something.

Value	Description
0	Window Monitor event output is disabled and an event will not be generated.
1	Window Monitor event output is enabled and an event will be generated.

Bit 4 – RESRDYEO: Result Ready Event Out

This bit indicates whether the Result Ready event output is enabled or not and an output event will be generated when the conversion result is available.

Value	Description
0	Result Ready event output is disabled and an event will not be generated.
1	Result Ready event output is enabled and an event will be generated.

Bit 3 – STARTINV: Start Conversion Event Invert Enable

Value	Description
0	start event input source is not inverted.
1	start event input source is inverted.

Bit 2 – FLUSHINV: Flush Event Invert Enable

Value	Description
0	flush event input source is not inverted.
1	flush event input source is inverted.

Bit 1 – STARTEI: Start Conversion Event Input Enable

Value	Description
0	A new conversion will not be triggered on any incoming event.
1	A new conversion will be triggered on any incoming event.

Bit 0 – FLUSHEI: Flush Event Input Enable

Value	Description
0	A flush and new conversion will not be triggered on any incoming event.
1	A flush and new conversion will be triggered on any incoming event.

39.8.5 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set (INTENSET) register.

40.5.2 Power Management

The AC will continue to operate in any sleep mode where the selected source clock is running. The AC's interrupts can be used to wake up the device from sleep modes. Events connected to the event system can trigger other operations in the system without exiting sleep modes.

Related Links

PM - Power Manager

40.5.3 Clocks

The AC bus clock (CLK_AC_APB) can be enabled and disabled in the Power Manager, and the default state of CLK_AC_APB can be found in the Peripheral Clock Masking section in the Power Manager description.

A generic clock (GCLK_AC) is required to clock the AC. This clock must be configured and enabled in the generic clock controller before using the AC. Refer to the Generic Clock Controller chapter for details.

This generic clock is asynchronous to the bus clock (CLK_AC_APB). Due to this asynchronicity, writes to certain registers will require synchronization between the clock domains. Refer to Synchronization for further details.

Related Links

PM – Power Manager

40.5.4 DMA

Not applicable.

40.5.5 Interrupts

The interrupt request lines are connected to the interrupt controller. Using the AC interrupts requires the interrupt controller to be configured first. Refer to *Nested Vector Interrupt Controller* for details.

Related Links

Nested Vector Interrupt Controller

40.5.6 Events

The events are connected to the Event System. Refer to *EVSYS – Event System* for details on how to configure the Event System.

Related Links

EVSYS - Event System

40.5.7 Debug Operation

When the CPU is halted in debug mode, the AC will halt normal operation after any on-going comparison is completed. The AC can be forced to continue normal operation during debugging. Refer to DBGCTRL for details. If the AC is configured in a way that requires it to be periodically serviced by the CPU through interrupts or similar, improper operation or data loss may result during debugging.

40.5.8 Register Access Protection

All registers with write-access can be write-protected optionally by the Peripheral Access Controller (PAC), except for the following registers:

- Control B register (CTRLB)
- Interrupt Flag register (INTFLAG)

Optional write-protection by the Peripheral Access Controller (PAC) is denoted by the "PAC Write-Protection" property in each individual register description. Name:EVCTRLOffset:0x02 [ID-00000bc7]Reset:0x00Property:PAC Write-Protection

Bit	7	6	5	4	3	2	1	0
						INVEI	EMPTYEO	STARTEI
Access						R/W	R/W	R/W
Reset						0	0	0

Bit 2 – INVEI: Enable Inversion Data Buffer Empty Event Output

This bit defines the edge detection of the input event for STARTEI.

Value	Description
0	Rising edge.
1	Falling edge.

Bit 1 – EMPTYEO: Data Buffer Empty Event Output

This bit indicates whether or not the Data Buffer Empty event is enabled and will be generated when the Data Buffer register is empty.

Value	Description
0	Data Buffer Empty event is disabled and will not be generated.
1	Data Buffer Empty event is enabled and will be generated.

Bit 0 – STARTEI: Start Conversion Event Input

This bit indicates whether or not the Start Conversion event is enabled and data are loaded from the Data Buffer register to the Data register upon event reception.

Value	Description
0	A new conversion will not be triggered on any incoming event.
1	A new conversion will be triggered on any incoming event.

41.8.4 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name:INTENCLROffset:0x04 [ID-00000bc7]Reset:0x00Property:PAC Write-Protection

Bit	7	6	5	4	3	2	1	0
							EMPTY	UNDERRUN
Access							R/W	R/W
Reset							0	0

Bit 1 – EMPTY: Data Buffer Empty Interrupt Enable

Writing a '0' to this bit has no effect.

Optional write-protection by the Peripheral Access Controller (PAC) is denoted by the "PAC Write-Protection" property in each individual register description.

Some registers require synchronization when read and/or written. Synchronization is denoted by the "Read-Synchronized" and/or "Write-Synchronized" property in each individual register description.

Some registers are enable-protected, meaning they can only be written when the module is disabled. Enable-protection is denoted by the "Enable-Protected" property in each individual register description.

43.8.1 Control A

Name:CTRLAOffset:0x00 [ID-00001f13]Reset:0x00Property:PAC Write-Protection, Write-Synchronized (ENABLE, SWRST)

Bit	7	6	5	4	3	2	1	0
		RUNSTDBY					ENABLE	SWRST
Access		R/W			-		R/W	R/W
Reset		0					0	0

Bit 6 – RUNSTDBY: Run in Standby

This bit controls how the TSENS behaves during standby sleep mode:

This bit is not synchronized.

Value	Description
0	The TSENS is halted during standby sleep mode.
1	The TSENS is not stopped in standby sleep mode. If CTRLC.FREERUN is zero, the TSENS will be running when a peripheral is requesting it. If CTRLC.FREERUN is one, the TSENS will always be running in standby sleep mode.

Bit 1 – ENABLE: Enable

Due to synchronization there is delay from writing CTRLA.ENABLE until the peripheral is enabled/ disabled. The value written to CTRLA.ENABLE will read back immediately and the ENABLE bit in the Synchronization Busy register (SYNCBUSY.ENABLE) will be set. SYNCBUSY.ENABLE will be cleared when the operation is complete.

This bit is not enable-protected.

Value	Description
0	The peripheral is disabled.
1	The peripheral is enabled.


Bit 0 – SWRST: Software Reset

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the TSENS, except GAIN, OFFSET, CAL and DBGCTRL, to their initial state, and the TSENS will be disabled.

Writing a one to CTRLA.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded.

Figure 47-1. POR Operating Principle



47.4.2 Brown Out Detectors (BOD) Characteristics

See NVM User Row Mapping for the BODVDD default value settings. These values are based on simulation and are not covered by test limits in production or characterization.

Figure 47-2. BODVDD Hysteresis OFF




Figure 47-3. BODVDD Hysteresis ON




Table 47-4. BODVDD Characteristics⁽²⁾

Symbol	Parameters	Conditions	Min	Тур	Max	Unit
VBOD+ ⁽¹⁾	BODVDD high threshold Level	VDD level, Bod setting = 8 (default)	-	2.86	2.98	V
		VDD level, Bod setting = 9	-	2.92	3.01	
		VDD level, Bod setting = 44	-	4.57	4.82	
VBOD- / VBOD ⁽¹⁾	BODVDD low threshold Level	VDD level, Bod setting = 8 (default)	2.71	2.80	2.90	
		VDD level, Bod setting = 9	2.75	2.85	2.96	