

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, WDT
Number of I/O	52
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	- ·
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsamc20j15a-mut

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

40.3 Block Diagram. 936 40.4 Signal Description. 937 40.6 Functional Description. 939 40.7 Register Description. 939 40.8 Register Description. 948 41.0 DAC – Digital-to-Analog Converter. 961 41.1 Overview. 961 41.2 Features. 961 41.3 Block Diagram. 961 41.4 Signal Description. 961 41.5 Product Dependencies. 961 41.6 Functional Description. 963 41.7 Register Description. 963 41.8 Register Description. 963 41.8 Register Description. 963 41.8 Register Description. 963 41.8 Register Summary. 968 41.8 Register Summary. 968 41.8 Register Description. 977 42.1 Overview. 977 42.2 Features. 977 42.3 Block Diagram. 978	40.2.	Features	
40.5. Product Dependencies 937 40.6. Functional Description 939 40.7. Register Description 948 40.8. Register Description 948 41.0. DAC – Digital-to-Analog Converter 961 41.1. Overview 961 41.2. Features 961 41.3. Block Diagram 961 41.4. Signal Description 961 41.5. Product Dependencies 961 41.6. Functional Description 963 41.6. Functional Description 963 41.7. Register Summary. 968 41.8. Register Summary. 968 41.8. Register Description 963 41.7. Register Description 968 41.8. Register Summary. 968 41.8. Register Summary. 968 42.1. Overview 977 42.2. Features 977 42.3. Block Diagram 978 42.4. Signal Description 981	40.3.	Block Diagram	
40.6. Functional Description	40.4.	Signal Description	
40.7. Register Summary. 948 40.8. Register Description. 948 41. DAC – Digital-to-Analog Converter. 961 41.1. Overview. 961 41.2. Features. 961 41.3. Block Diagram. 961 41.4. Signal Description. 961 41.5. Product Dependencies. 961 41.6. Functional Description. 963 41.7. Register Summary. 968 41.8. Register Description. 963 41.7. Register Summary. 968 41.8. Register Description. 961 42. PTC - Peripheral Touch Controller. 977 42.1. Overview. 977 42.2. Features. 977 42.3. Block Diagram. 978 42.4. Signal Description. 978 42.5. System Dependencies. 979 43. TSENS – Temperature Sensor. 981 43.1. Overview. 981 43.2. Features. 981 43.3. Block Diagram. 981 43.4. Signal Description. 982 43.6. Functional Description. 981 43.7. Register Summary. 987	40.5.	Product Dependencies	
40.8. Register Description 948 41. DAC - Digital-to-Analog Converter	40.6.	Functional Description	939
41. DAC - Digital-to-Analog Converter.	40.7.	Register Summary	
41.1. Overview	40.8.	Register Description	948
41.1. Overview	41. DAC	C – Digital-to-Analog Converter	
41.2. Features 961 41.3. Block Diagram 961 41.4. Signal Description 961 41.5. Product Dependencies 961 41.6. Functional Description 963 41.7. Register Summary 968 41.8. Register Description 968 41.8. Register Description 968 42. PTC - Peripheral Touch Controller 977 42.1. Overview 977 42.2. Features 977 42.3. Block Diagram 978 42.4. Signal Description 978 42.5. System Dependencies 979 42.6. Functional Description 980 43.1. Overview 981 43.1. Overview 981 43.2. Features 981 43.3. Block Diagram 981 43.4. Signal Description 981 43.5. Product Dependencies 982 43.6. Functional Description 981 43.7. Register Summary 987 43.8. Register Description 987 43.9. Register Summary 987 43.8. Register Description 987 43.8. Register Description <td></td> <td></td> <td></td>			
41.3. Block Diagram. 961 41.4. Signal Description 961 41.5. Product Dependencies. 961 41.6. Functional Description 963 41.7. Register Summary. 968 41.8. Register Description 968 42. PTC - Peripheral Touch Controller. 977 42.1. Overview. 977 42.2. Features. 977 42.3. Block Diagram. 978 42.4. Signal Description 978 42.5. System Dependencies. 979 42.6. Functional Description 980 43. TSENS – Temperature Sensor. 981 43.1. Overview. 981 43.2. Features. 981 43.3. Block Diagram. 981 43.4. Signal Description 981 43.5. Product Dependencies. 982 43.6. Functional Description 981 43.7. Register Summary. 987 43.8. Register Description 981 43.5. Product Dependencies. 982 43.6. Functional Description 981 43.7. Register Summary. 987 43.8. Register Description 987			
41.4. Signal Description			
41.5. Product Dependencies		-	
41.6. Functional Description.			
41.7. Register Summary		•	
41.8. Register Description			
42. PTC - Peripheral Touch Controller. .977 42.1. Overview. .977 42.2. Features. .977 42.3. Block Diagram. .978 42.4. Signal Description. .978 42.5. System Dependencies. .979 42.6. Functional Description. .980 43. TSENS – Temperature Sensor. .981 43.1. Overview. .981 43.2. Features. .981 43.3. Block Diagram. .981 43.4. Signal Description. .981 43.5. Product Dependencies. .982 43.6. Functional Description. .981 43.7. Register Summary. .987 44. FREQM – Frequency Meter. .987 44. FREQM – Frequency Meter. .1002 44.1. Overview. .002 44.2. Features. .1002 44.3. Block Diagram. .1002 44.4. Signal Description. .1002 44.5. Product Dependencies. .1002 44.6. Functional Description. .1002 44.7. Register Description. .1002 44.8. Signal Description. .1002 44.5. Product Dependencies. <			
42.1. Overview. 977 42.2. Features. 977 42.3. Block Diagram. 978 42.4. Signal Description. 978 42.5. System Dependencies. 979 42.6. Functional Description. 980 43. TSENS – Temperature Sensor. 981 43.1. Overview. 981 43.2. Features. 981 43.3. Block Diagram. 981 43.4. Signal Description. 981 43.5. Product Dependencies. 982 43.6. Functional Description. 983 43.7. Register Summary. 983 43.8. Register Description. 987 44. FREQM – Frequency Meter. 1002 44.1. Overview. 1002 44.2. Features. 1002 44.3. Block Diagram. 1002 44.4. Signal Description. 1002 44.5. Product Dependencies. 1002 44.6. Functional Description. 1002			
42.2. Features. 977 42.3. Block Diagram. 978 42.4. Signal Description. 978 42.5. System Dependencies. 979 42.6. Functional Description. 980 43. TSENS – Temperature Sensor. 981 43.2. Features. 981 43.3. Doverview. 981 43.3. Block Diagram. 981 43.3. Block Diagram. 981 43.4. Signal Description. 981 43.5. Product Dependencies. 982 43.6. Functional Description. 983 43.7. Register Summary. 987 43.8. Register Description. 987 43.8. Register Description. 987 44.4. FREQM – Frequency Meter. 1002 44.1. Overview. 1002 44.2. Features. 1002 44.3. Block Diagram. 1002 44.4. Signal Description. 1002 44.5. Product Dependencies. 1002 <td< td=""><td></td><td>•</td><td></td></td<>		•	
42.3. Block Diagram. 978 42.4. Signal Description. 978 42.5. System Dependencies. 979 42.6. Functional Description. 980 43. TSENS – Temperature Sensor. 981 43.1. Overview. 981 43.2. Features. 981 43.3. Block Diagram. 981 43.4. Signal Description. 981 43.5. Product Dependencies. 982 43.6. Functional Description. 981 43.7. Register Summary. 983 43.7. Register Summary. 987 43.8. Register Description. 987 43.8. Register Description. 987 44.4. Signal Description. 987 43.8. Register Description. 987 44.9. Overview. 1002 44. FREQM – Frequency Meter. 1002 44.1. Overview. 1002 44.3. Block Diagram. 1002 44.4. Signal Description. 1002 44.5. Product Dependencies. 1002 44.6. Functional Description. 1002 44.7. Register Summary. 1007 44.8. Register Description. 1007 <td></td> <td></td> <td></td>			
42.4. Signal Description 978 42.5. System Dependencies 979 42.6. Functional Description 980 43. TSENS – Temperature Sensor 981 43.1. Overview 981 43.2. Features 981 43.3. Block Diagram 981 43.4. Signal Description 981 43.5. Product Dependencies 982 43.6. Functional Description 983 43.7. Register Summary 987 43.8. Register Description 987 43.8. Register Description 987 44. FREQM – Frequency Meter 1002 44.1. Overview 1002 44.2. Features 1002 44.3. Block Diagram 1002 44.4. Signal Description 1002 44.5. Product Dependencies 1002 44.6. Functional Description 1002 44.5. Product Dependencies 1002 44.6. Functional Description 1002 44.6. Functional Description 1002 44.6. Functional Description 1002 44.6. Functional Description 1007 45.8. Register Description 1007 <			
42.5. System Dependencies. 979 42.6. Functional Description. 980 43. TSENS – Temperature Sensor. 981 43.1. Overview. 981 43.2. Features. 981 43.3. Block Diagram. 981 43.4. Signal Description. 981 43.5. Product Dependencies. 982 43.6. Functional Description. 983 43.7. Register Summary. 987 43.8. Register Description. 987 44. FREQM – Frequency Meter. 1002 44.1. Overview. 1002 44.2. Features. 1002 44.3. Block Diagram. 1002 44.4. Signal Description. 1002 44.5. Product Dependencies. 1002 44.6. Functional Description. 1002 44.7. Register Summary. 1002 44.8. Register Description. 1007 44.8. Register Description. 1007 44.8. Register Description. 1007 44.8. Register Description. 1007 45.5. Product Dependencies. 1007 45.6. Functional Description. 1007 45.8. Register Description.		•	
42.6. Functional Description. 980 43. TSENS – Temperature Sensor. 981 43.1. Overview. 981 43.2. Features. 981 43.3. Block Diagram. 981 43.4. Signal Description. 981 43.5. Product Dependencies. 982 43.6. Functional Description. 983 43.7. Register Summary. 987 43.8. Register Description. 987 43.8. Register Description. 987 44. FREQM – Frequency Meter. 1002 44.1. Overview. 1002 44.2. Features. 1002 44.3. Block Diagram. 1002 44.4. Signal Description. 1002 44.5. Product Dependencies. 1002 44.6. Functional Description. 1002 44.7. Register Summary. 1002 44.8. Functional Description. 1002 44.9. Functional Description. 1002 44.8. Register Description. 1002 44.9. Register Summary. 1007 44.8. Register Description. 1007 45. Electrical Characteristics 85°C (SAM C20/C21 E/G/J). 1013 45.1. Disc			
43. TSENS – Temperature Sensor. .981 43.1. Overview. .981 43.2. Features. .981 43.3. Block Diagram. .981 43.4. Signal Description. .981 43.5. Product Dependencies. .982 43.6. Functional Description. .983 43.7. Register Summary. .987 43.8. Register Description. .987 43.8. Register Description. .987 44. FREQM – Frequency Meter. .1002 44.1. Overview. .1002 44.3. Block Diagram. .1002 44.4. Signal Description. .1002 44.5. Product Dependencies. .1002 44.6. Functional Description. .1002 44.7. Register Summary. .1002 44.8. Functional Description. .1002 44.9. Product Dependencies. .1002 44.1. Overview. .1002 44.2. Features. .1002 44.3. Block Diagram. .1002 44.4. Signal Description. .1002 44.5. Product Dependencies. .1002 44.6. Functional Description. .1002 44.7. Register Summary.		•	
43.1. Overview. 981 43.2. Features. 981 43.3. Block Diagram. 981 43.4. Signal Description. 981 43.5. Product Dependencies. 982 43.6. Functional Description. 983 43.7. Register Summary. 987 43.8. Register Description. 987 43.8. Register Description. 987 44. FREQM – Frequency Meter. 1002 44.1. Overview. 1002 44.2. Features. 1002 44.3. Block Diagram. 1002 44.4. Signal Description. 1002 44.5. Product Dependencies. 1002 44.6. Functional Description. 1002 44.7. Register Summary. 1002 44.6. Functional Description. 1002 44.7. Register Summary. 1007 44.8. Register Description. 1007 44.8. Register Description. 1007 45.0. Electrical Characteristics 85°C (SAM	42.6.	Functional Description	
43.2. Features. 981 43.3. Block Diagram. 981 43.4. Signal Description. 981 43.5. Product Dependencies. 982 43.6. Functional Description. 983 43.7. Register Summary. 987 43.8. Register Description. 987 43.8. Register Description. 987 44. FREQM – Frequency Meter. 1002 44.1. Overview. 1002 44.2. Features. 1002 44.3. Block Diagram. 1002 44.4. Signal Description. 1002 44.5. Product Dependencies. 1002 44.6. Functional Description. 1002 44.6. Functional Description. 1002 44.6. Functional Description. 1002 44.6. Functional Description. 1002 44.7. Register Summary. 1007 44.8. Register Description. 1007 45.1. Disclaimer. 1013			
43.3. Block Diagram. 981 43.4. Signal Description. 981 43.5. Product Dependencies. 982 43.6. Functional Description. 983 43.7. Register Summary. 987 43.8. Register Description. 987 43.8. Register Description. 987 44. FREQM – Frequency Meter. 1002 44.1. Overview. 1002 44.2. Features. 1002 44.3. Block Diagram. 1002 44.4. Signal Description. 1002 44.5. Product Dependencies. 1002 44.6. Functional Description. 1002 44.7. Register Summary. 1002 44.8. Register Description. 1002 44.6. Functional Description. 1002 44.6. Functional Description. 1007 44.8. Register Description. 1007 45. Electrical Characteristics 85°C (SAM C20/C21 E/G/J). 1013 45.1. Disclaimer. 1013	43. TSE	NS – Temperature Sensor	
43.4. Signal Description 981 43.5. Product Dependencies 982 43.6. Functional Description 983 43.7. Register Summary 987 43.8. Register Description 987 43.8. Register Description 987 44. FREQM – Frequency Meter 1002 44.1. Overview 1002 44.2. Features 1002 44.3. Block Diagram 1002 44.4. Signal Description 1002 44.5. Product Dependencies 1002 44.6. Functional Description 1002 44.6. Functional Description 1004 44.7. Register Summary 1007 44.8. Register Description 1007 44.8. Register Description 1007 45. Electrical Characteristics 85°C (SAM C20/C21 E/G/J) 1013 45.1. Disclaimer 1013		-	
43.5. Product Dependencies. 982 43.6. Functional Description. 983 43.7. Register Summary. 987 43.8. Register Description. 987 44. FREQM – Frequency Meter. 1002 44.1. Overview. 1002 44.2. Features. 1002 44.3. Block Diagram. 1002 44.4. Signal Description. 1002 44.5. Product Dependencies. 1002 44.6. Functional Description. 1002 44.7. Register Summary. 1002 44.8. Register Description. 1002 44.6. Functional Description. 1004 44.7. Register Summary. 1007 44.8. Register Description. 1007 45. Electrical Characteristics 85°C (SAM C20/C21 E/G/J). 1013 45.1. Disclaimer. 1013	43.1. 43.2.	Overview Features	
43.6. Functional Description.	43.1. 43.2.	Overview Features	
43.7. Register Summary. .987 43.8. Register Description. .987 44. FREQM – Frequency Meter. .1002 44.1. Overview. .1002 44.2. Features. .1002 44.3. Block Diagram. .1002 44.4. Signal Description. .1002 44.5. Product Dependencies. .1002 44.6. Functional Description. .1002 44.7. Register Summary. .1007 44.8. Register Description. .1007 44.9. Register Description. .1002 45. Electrical Characteristics 85°C (SAM C20/C21 E/G/J). .1013 45.1. Disclaimer. .1013	43.1. 43.2. 43.3.	Overview Features Block Diagram	
43.8. Register Description.	43.1. 43.2. 43.3. 43.4.	Overview Features Block Diagram Signal Description	981 981 981 981 981
44. FREQM – Frequency Meter. 1002 44.1. Overview. 1002 44.2. Features. 1002 44.3. Block Diagram. 1002 44.4. Signal Description. 1002 44.5. Product Dependencies. 1002 44.6. Functional Description. 1002 44.7. Register Summary. 1007 44.8. Register Description. 1007 45. Electrical Characteristics 85°C (SAM C20/C21 E/G/J). 1013 45.1. Disclaimer. 1013	43.1. 43.2. 43.3. 43.4. 43.5.	Overview Features Block Diagram Signal Description Product Dependencies	981 981 981 981 981 982
44.1. Overview	43.1. 43.2. 43.3. 43.4. 43.5. 43.6. 43.6. 43.7.	Overview. Features Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary.	981 981 981 981 981 982 983 983 983
44.2. Features	43.1. 43.2. 43.3. 43.4. 43.5. 43.6. 43.6. 43.7.	Overview. Features Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary.	981 981 981 981 981 982 983 983 983
44.3. Block Diagram. 1002 44.4. Signal Description. 1002 44.5. Product Dependencies. 1002 44.6. Functional Description. 1004 44.7. Register Summary. 1007 44.8. Register Description. 1007 45. Electrical Characteristics 85°C (SAM C20/C21 E/G/J). 1013 45.1. Disclaimer. 1013	43.1. 43.2. 43.3. 43.4. 43.5. 43.6. 43.7. 43.8.	Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description.	981 981 981 981 981 982 982 983 983 987 987
44.4. Signal Description	43.1. 43.2. 43.3. 43.4. 43.5. 43.6. 43.6. 43.7. 43.8. 44. FRE	Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary. Register Description. EQM – Frequency Meter.	981 981 981 981 982 983 983 983 987 987 987
44.5. Product Dependencies. 1002 44.6. Functional Description. 1004 44.7. Register Summary. 1007 44.8. Register Description. 1007 45. Electrical Characteristics 85°C (SAM C20/C21 E/G/J). 1013 45.1. Disclaimer. 1013	43.1. 43.2. 43.3. 43.4. 43.5. 43.6. 43.7. 43.8. 44. FRE 44.1.	Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary. Register Description. EQM – Frequency Meter. Overview.	981 981 981 981 982 983 983 983 987 987
44.6. Functional Description	43.1. 43.2. 43.3. 43.4. 43.5. 43.6. 43.7. 43.8. 44. FRE 44.1. 44.2.	Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary. Register Description. CQM – Frequency Meter. Overview. Features.	981 981 981 981 982 983 983 987 987 987
44.7. Register Summary	43.1. 43.2. 43.3. 43.4. 43.5. 43.6. 43.7. 43.8. 44. FRE 44.1. 44.2. 44.3.	Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary. Register Description. EQM – Frequency Meter. Overview. Features. Block Diagram.	981 981 981 981 982 983 983 987 987 987
44.8. Register Description	43.1. 43.2. 43.3. 43.4. 43.5. 43.6. 43.7. 43.8. 44. FRE 44.1. 44.2. 44.3. 44.4.	Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary. Register Description. QM – Frequency Meter . Overview. Features. Block Diagram. Signal Description.	981 981 981 981 982 983 983 987 987 987
45. Electrical Characteristics 85°C (SAM C20/C21 E/G/J)	43.1. 43.2. 43.3. 43.4. 43.5. 43.6. 43.7. 43.8. 44. FRE 44.1. 44.2. 44.3. 44.4. 44.5.	Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary Register Description EQM – Frequency Meter Overview Features Block Diagram Signal Description Product Dependencies	981 981 981 981 982 983 983 987 987
45.1. Disclaimer	43.1. 43.2. 43.3. 43.4. 43.5. 43.6. 43.7. 43.8. 44. FRE 44.1. 44.2. 44.3. 44.4. 44.5. 44.6.	Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary. Register Description. EQM – Frequency Meter. Overview. Features. Block Diagram. Signal Description. Frequency Meter. Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description.	981 981 981 981 982 983 983 987 987
	43.1. 43.2. 43.3. 43.4. 43.5. 43.6. 43.7. 43.8. 44. FRE 44.1. 44.2. 44.3. 44.4. 44.5. 44.6. 44.7.	Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary. Register Description. QM – Frequency Meter. Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Description. Register Summary. Register Summary. Register Summary. Signal Description. Product Dependencies. Functional Description. Register Summary.	981 981 981 981 982 983 983 987 987 987
	43.1. 43.2. 43.3. 43.4. 43.5. 43.6. 43.7. 43.8. 44. FRE 44.1. 44.2. 44.3. 44.4. 44.5. 44.6. 44.7. 44.8.	Overview	981 981 981 981 982 983 983 987 987 987 1002 1002 1002 1002 1002 1002 1002 100
	43.1. 43.2. 43.3. 43.4. 43.5. 43.6. 43.7. 43.8. 44. FRE 44.1. 44.2. 44.3. 44.4. 44.5. 44.6. 44.5. 44.6. 44.7. 44.8. 45. Elec	Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary. Register Description. EQM – Frequency Meter. Overview. Features. Block Diagram. Signal Description. Product Dependencies. Functional Description. Register Summary. Register Summary. Register Description. Register Description. Register Description. Register Description. Register Description. Register Description. Register Description.	981 981 981 981 982 983 983 987 987 987 1002 1002 1002 1002 1002 1002 1002 100

11.7.11 Peripheral Write Protection Status B

Writing to this register has no effect.

Reading STATUS register returns peripheral write protection status:

			- 0	F - F			-				
	Value			Description							
	0		Periph	Peripheral is not write protected.							
	1		Periph	Peripheral is write protected.							
	Name: Offset: Reset: Property:	STATUS 0x38 [IE 0x00000 -	SB D-00000								
Bit	31		30	29	28	27	26	25	24		
Access									·		
Reset											
Bit	23		22	21	20	19	18	17	16		
ы	23		22	21	20	19	10	17	10		
Access											
Reset											
Bit	15		14	13	12	11	10	9	8		
Access											
Reset											
Bit	7		6	5	4	3	2	1	0		
					MTB	DMAC	NVMCTRL	DSU	PORT		
Access					R	R	R	R	R		
Reset					0	0	0	0	0		

Bit 4 – MTB: Peripheral MTB Write Protection Status

Bit 3 – DMAC: Peripheral DMAC Write Protection Status

Bit 2 – NVMCTRL: Peripheral NVMCTRL Write Protection Status

Bit 1 – DSU: Peripheral DSU Write Protection Status

Bit 0 – PORT: Peripheral PORt Write Protection Status

11.7.12 Peripheral Write Protection Status C

Writing to this register has no effect.

Reading STATUS register returns peripheral write protection status:

31	30	29	28	27	26	25	24
			DATA	31:24]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
23	22	21	20	19	18	17	16
			DATA	23:16]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
			DATA	[15:8]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
			DAT	\ [7:0]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
	R/W 0 23 R/W 0 15 R/W 0 7	R/W R/W 0 0 23 22 R/W R/W 0 0 15 14 R/W R/W 0 0 7 6 R/W R/W	R/W R/W R/W 0 0 0 23 22 21 R/W R/W R/W 0 0 0 15 14 13 R/W R/W R/W 0 0 0 7 6 5 R/W R/W R/W	R/W R/W R/W R/W R/W R/W O <	DATA[31:24] R/W R/W R/W R/W 0 0 0 0 23 22 21 20 19 23 22 21 20 19 DATA[23:16] R/W R/W R/W R/W 0 0 0 0 15 14 13 12 11 DATA[15:8] R/W R/W R/W R/W 0 0 0 0 7 6 5 4 3 DATA[7:0] R/W R/W R/W R/W	R/W R/W R/W R/W R/W 0 0 0 0 0 0 23 22 21 20 19 18 DATA[23:16] R/W R/W R/W R/W 0 0 0 0 0 15 14 13 12 11 10 DATA[15:8] R/W R/W R/W R/W Q 0 0 0 0 0 0 7 6 5 4 3 2 DATA[7:0] R/W R/W R/W R/W R/W	DATA[31:24] R/W R/W R/W R/W R/W R/W R/W R/W R/W Q

Bits 31:0 - DATA[31:0]: Data

Data register.

13.13.9 Device Identification

The information in this register is related to the Ordering Information.

Name:DIDOffset:0x0018Property:PAC Write-Protection

20.6.2 External Multipurpose Crystal Oscillator (XOSC) Operation

The XOSC can operate in two different modes:

- External clock, with an external clock signal connected to the XIN pin
- Crystal oscillator, with an external 0.4-32MHz crystal

The XOSC can be used as a clock source for generic clock generators. This is configured by the Generic Clock Controller.

At reset, the XOSC is disabled, and the XIN/XOUT pins can be used as General Purpose I/O (GPIO) pins or by other peripherals in the system. When XOSC is enabled, the operating mode determines the GPIO usage. When in crystal oscillator mode, the XIN and XOUT pins are controlled by the OSCCTRL, and GPIO functions are overridden on both pins. When in external clock mode, only the XIN pin will be overridden and controlled by the OSCCTRL, while the XOUT pin can still be used as a GPIO pin.

The XOSC is enabled by writing a '1' to the Enable bit in the External Multipurpose Crystal Oscillator Control register (XOSCCTRL.ENABLE).

To enable XOSC as an external crystal oscillator, the XTAL Enable bit (XOSCCTRL.XTALEN) must be written to '1'. If XOSCCTRL.XTALEN is zero, the external clock input on XIN will be enabled.

When in crystal oscillator mode (XOSCCTRL.XTALEN=1), the External Multipurpose Crystal Oscillator Gain (XOSCCTRL.GAIN) must be set to match the external crystal oscillator frequency. If the External Multipurpose Crystal Oscillator Automatic Amplitude Gain Control (XOSCCTRL.AMPGC) is '1', the oscillator amplitude will be automatically adjusted, and in most cases result in a lower power consumption.

The XOSC will behave differently in different sleep modes, based on the settings of XOSCCTRL.RUNSTDBY, XOSCCTRL.ONDEMAND, and XOSCCTRL.ENABLE. If XOSCCTRL.ENABLE=0, the XOSC will be always stopped. For XOSCCTRL.ENABLE=1, this table is valid:

CPU Mode	XOSCCTRL.RUNST DBY	XOSCCTRL.ONDEM AND	Sleep Behavior
Active or Idle	-	0	Always run
Active or Idle	-	1	Run if requested by peripheral
Standby	1	0	Always run
Standby	1	1	Run if requested by peripheral
Standby	0	-	Run if requested by peripheral

Table 20-1. XOSC Sleep Behavior

After a hard reset, or when waking up from a sleep mode where the XOSC was disabled, the XOSC will need a certain amount of time to stabilize on the correct frequency. This start-up time can be configured by changing the Oscillator Start-Up Time bit group (XOSCCTRL.STARTUP) in the External Multipurpose Crystal Oscillator Control register. During the start-up time, the oscillator output is masked to ensure that no unstable clock propagates to the digital logic.

The External Multipurpose Crystal Oscillator Ready bit in the Status register (STATUS.XOSCRDY) is set once the external clock or crystal oscillator is stable and ready to be used as a clock source. An interrupt is generated on a zero-to-one transition on STATUS.XOSCRDY if the External Multipurpose Crystal Oscillator Ready bit in the Interrupt Enable Set register (INTENSET.XOSCRDY) is set.

SAM C20/C21

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
					DPLLLDRTO	DPLLLTO	DPLLLCKF	DPLLLCKR
Access					R/W	R/W	R/W	R/W
Reset					0	0	0	0
Bit	7	6	5	4	3	2	1	0
				OSC48MRDY			CLKFAIL	XOSCRDY
Access		•	•	R/W	· · · · · · · · · · · · · · · · · · ·		R/W	R/W
Reset				0			0	0

Bit 11 – DPLLLDRTO: DPLL Loop Divider Ratio Update Complete Interrupt Enable

Writing '0' to this bit has no effect.

Writing '1' to this bit will clear the DPLL Loop Divider Ratio Update Complete Interrupt Enable bit, which disables the DPLL Loop Divider Ratio Update Complete interrupt.

Value	Description
0	The DPLL Loop Divider Ratio Update Complete interrupt is disabled.
1	The DPLL Loop Divider Ratio Update Complete interrupt is enabled, and an interrupt request will be generated when the DPLL Loop Divider Ratio Update Complete Interrupt flag is set.

Bit 10 – DPLLLTO: DPLL Lock Timeout Interrupt Enable

Writing '0' to this bit has no effect.

Writing '1' to this bit will clear the DPLL Lock Timeout Interrupt Enable bit, which disables the DPLL Lock Timeout interrupt.

Value	Description
0	The DPLL Lock Timeout interrupt is disabled.
1	The DPLL Lock Timeout interrupt is enabled, and an interrupt request will be generated when the DPLL Lock Timeout Interrupt flag is set.

Bit 9 – DPLLLCKF: DPLL Lock Fall Interrupt Enable

Writing '0' to this bit has no effect.

Writing '1' to this bit will clear the DPLL Lock Fall Interrupt Enable bit, which disables the DPLL Lock Fall interrupt.

Value	Description
0	The DPLL Lock Fall interrupt is disabled.
1	The DPLL Lock Fall interrupt is enabled, and an interrupt request will be generated when the
	DPLL Lock Fall Interrupt flag is set.

Va	alue	Description
0		The EIC is clocked by GCLK_EIC.
1		The EIC is clocked by CLK_ULP32K.

Bit 1 – ENABLE: Enable

Due to synchronization there is a delay between writing to CTRLA.ENABLE until the peripheral is enabled/disabled. The value written to CTRLA.ENABLE will read back immediately and the Enable bit in the Synchronization Busy register will be set (SYNCBUSY.ENABLE=1). SYNCBUSY.ENABLE will be cleared when the operation is complete.

This bit is not Enable-Protected.

This bit is Write-Synchronized.

Value	Description
0	The EIC is disabled.
1	The EIC is enabled.

Bit 0 – SWRST: Software Reset

Writing a '0' to this bit has no effect.

Writing a '1' to this bit resets all registers in the EIC to their initial state, and the EIC will be disabled.

Writing a '1' to CTRLA.SWRST will always take precedence, meaning that all other writes in the same write operation will be discarded.

Due to synchronization there is a delay from writing CTRLA.SWRST until the Reset is complete. CTRLA.SWRST and SYNCBUSY.SWRST will both be cleared when the Reset is complete.

This bit is not Enable-Protected.

This bit is Write-Synchronized.

Value	Description
0	There is no ongoing reset operation.
1	The reset operation is ongoing.

26.8.2 Non-Maskable Interrupt Control

Name:NMICTRLOffset:0x01Reset:0x00Property:PAC Write-Protection

Bit	7	6	5	4	3	2	1	0
				NMIASYNCH	NMIFILTEN		NMISENSE[2:0]]
Access				R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bit 4 – NMIASYNCH: Asynchronous Edge Detection Mode

The NMI edge detection can be operated synchronously or asynchronously to the EIC clock.

Related Links

Physical Memory Map

27.6.6 Security Bit

The security bit allows the entire chip to be locked from external access for code security. The security bit can be written by a dedicated command, Set Security Bit (SSB). Once set, the only way to clear the security bit is through a debugger Chip Erase command. After issuing the SSB command, the PROGE error bit can be checked.

In order to increase the security level it is recommended to enable the internal BODVDD when the security bit is set.

Related Links

DSU - Device Service Unit

27.6.7 Cache

The NVM Controller cache reduces the device power consumption and improves system performance when wait states are required. Only the NVM main array address space is cached. It is a direct-mapped cache that implements 8 lines of 64 bits (i.e., 64 Bytes). NVM Controller cache can be enabled by writing a '0' to the Cache Disable bit in the Control B register (CTRLB.CACHEDIS).

The cache can be configured to three different modes using the Read Mode bit group in the Control B register (CTRLB.READMODE).

The INVALL command can be issued using the Command bits in the Control A register to invalidate all cache lines (CTRLA.CMD=INVALL). Commands affecting NVM content automatically invalidate cache lines.

29.6.2.9 The Overrun Channel n Interrupt

The Overrun Channel n interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.OVRn) will be set, and the optional interrupt will be generated in the following cases:

- One or more event users on channel n is not ready when there is a new event.
- An event occurs when the previous event on channel m has not been handled by all event users connected to that channel.

The flag will only be set when using resynchronized paths. In the case of asynchronous path, the INTFLAG.OVRn is always read as zero.

29.6.2.10 The Event Detected Channel n Interrupt

The Event Detected Channel n interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.EVDn) is set when an event coming from the event generator configured on channel n is detected.

The flag will only be set when using a resynchronized path. In the case of asynchronous path, the INTFLAG.EVDn is always zero.

29.6.2.11 Channel Status

The Channel Status register (CHSTATUS) shows the status of the channels when using a synchronous or resynchronized path. There are two different status bits in CHSTATUS for each of the available channels:

- The CHSTATUS.CHBUSYn bit will be set when an event on the corresponding channel n has not been handled by all event users connected to that channel.
- The CHSTATUS.USRRDYn bit will be set when all event users connected to the corresponding channel are ready to handle incoming events on that channel.

29.6.2.12 Software Event

A software event can be initiated on a channel by setting the Channel n bit in the Software Event register (SWEVT.CHANNELn) to '1'. Then the software event can be serviced as any event generator; i.e., when the bit is set to '1', an event will be generated on the respective channel.

29.6.3 Interrupts

The EVSYS has the following interrupt sources:

- Overrun Channel n interrupt (OVRn): for details, refer to The Overrun Channel n Interrupt.
- Event Detected Channel n interrupt (EVDn): for details, refer to The Event Detected Channel n Interrupt.

These interrupts events are asynchronous wake-up sources. See *Sleep Mode Controller*. Each interrupt source has an interrupt flag which is in the Interrupt Flag Status and Clear (INTFLAG) register. The flag is set when the interrupt is issued. Each interrupt event can be individually enabled by setting a '1' to the corresponding bit in the Interrupt Enable Set (INTENSET) register, and disabled by setting a '1' to the corresponding bit in the Interrupt Enable Clear (INTENCLR) register. An interrupt event is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt event works until the interrupt flag is cleared, the interrupt is disabled, or the Event System is reset. See INTFLAG for details on how to clear interrupt flags.

All interrupt events from the peripheral are ORed together on system level to generate one combined interrupt request to the NVIC. Refer to the *Nested Vector Interrupt Controller* for details. The event user must read the INTFLAG register to determine what the interrupt condition is.

Note that interrupts must be globally enabled for interrupt requests to be generated. Refer to *Nested Vector Interrupt Controller* for details.

Related Links

© 2017 Microchip Technology Inc.

• External clocking, CTRLA.RUNSTDBY=0: External clock will be disconnected, after any ongoing transfer was completed. All reception will be dropped.

31.6.6 Synchronization

Due to asynchronicity between the main clock domain and the peripheral clock domains, some registers need to be synchronized when written or read.

The following bits are synchronized when written:

- Software Reset bit in the CTRLA register (CTRLA.SWRST)
- Enable bit in the CTRLA register (CTRLA.ENABLE)
- Receiver Enable bit in the CTRLB register (CTRLB.RXEN)
- Transmitter Enable bit in the Control B register (CTRLB.TXEN)

Note: CTRLB.RXEN is write-synchronized somewhat differently. See also CTRLB for details.

Required write-synchronization is denoted by the "Write-Synchronized" property in the register description.

Related Links

Register Synchronization

0x2: SPI slave operation

0x3: SPI master operation

These bits are not synchronized.

Bit 1 – ENABLE: Enable

Due to synchronization, there is delay from writing CTRLA.ENABLE until the peripheral is enabled/ disabled. The value written to CTRL.ENABLE will read back immediately and the Synchronization Enable Busy bit in the Synchronization Busy register (SYNCBUSY.ENABLE) will be set. SYNCBUSY.ENABLE is cleared when the operation is complete.

This bit is not enable-protected.

Value	Description
0	The peripheral is disabled or being disabled.
1	The peripheral is enabled or being enabled.

Bit 0 – SWRST: Software Reset

Writing '0' to this bit has no effect.

Writing '1' to this bit resets all registers in the SERCOM, except DBGCTRL, to their initial state, and the SERCOM will be disabled.

Writing "1' to CTRL.SWRST will always take precedence, meaning that all other writes in the same writeoperation will be discarded. Any register write access during the ongoing reset will result in an APB error. Reading any register will return the reset value of the register.

Due to synchronization, there is a delay from writing CTRLA.SWRST until the reset is complete. CTRLA.SWRST and SYNCBUSY. SWRST will both be cleared when the reset is complete.

This bit is not enable-protected.

Value	Description
0	There is no reset operation ongoing.
1	The reset operation is ongoing.

32.8.2 Control B

Name:CTRLBOffset:0x04Reset:0x00000000Property:PAC Write-Protection, Enable-Protected




Figure 35-16. Maximum Capture Operation with CC0 Initialized with ZERO Value

35.6.4 DMA Operation

The TC can generate the following DMA requests:

- Overflow (OVF): the request is set when an update condition (overflow, underflow or re-trigger) is detected, the request is cleared by hardware on DMA acknowledge.
- Match or Capture Channel x (MCx): for a compare channel, the request is set on each compare match detection, the request is cleared by hardware on DMA acknowledge. For a capture channel, the request is set when valid data is present in the CCx register, and cleared when CCx register is read.

35.6.5 Interrupts

The TC has the following interrupt sources:

- Overflow/Underflow (OVF)
- Match or Capture Channel x (MCx)
- Capture Overflow Error (ERR)

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG) is set when the interrupt condition occurs.

Each interrupt can be individually enabled by writing a '1' to the corresponding bit in the Interrupt Enable Set register (INTENSET), and disabled by writing a '1' to the corresponding bit in the Interrupt Enable Clear register (INTENCLR).

An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until either the interrupt flag is cleared, the interrupt is disabled, or the TC is reset. See INTFLAG for details on how to clear interrupt flags.

The TC has one common interrupt request line for all the interrupt sources. The user must read the INTFLAG register to determine which interrupt condition is present.

Note that interrupts must be globally enabled for interrupt requests to be generated. Refer to *Nested Vector Interrupt Controller* for details.

Related Links

Nested Vector Interrupt Controller

35.6.6 Events

The TC can generate the following output events:

- Overflow/Underflow (OVF)
- Match or Capture Channel x (MCx)

38.6.2.13 Window Monitor

The window monitor feature allows the conversion result in the RESULT register to be compared to predefined threshold values. The window mode is selected by setting the Window Monitor Mode bits in the Control C register (CTRLC.WINMODE). Threshold values must be written in the Window Monitor Lower Threshold register (WINLT) and Window Monitor Upper Threshold register (WINUT).

If differential input is selected, the WINLT and WINUT are evaluated as signed values. Otherwise they are evaluated as unsigned values. The significant WINLT and WINUT bits are given by the precision selected in the Conversion Result Resolution bit group in the Control C register (CTRLC.RESSEL). This means that for example in 8-bit mode, only the eight lower bits will be considered. In addition, in differential mode, the eight bit will be considered as the sign bit, even if the ninth bit is zero.

The INTFLAG.WINMON interrupt flag will be set if the conversion result matches the window monitor condition.

38.6.2.14 Offset and Gain Correction

Inherent gain and offset errors affect the absolute accuracy of the ADC.

The offset error is defined as the deviation of the actual ADC transfer function from an ideal straight line at zero input voltage. The offset error cancellation is handled by the Offset Correction register (OFFSETCORR). The offset correction value is subtracted from the converted data before writing the Result register (RESULT).

The gain error is defined as the deviation of the last output step's midpoint from the ideal straight line, after compensating for offset error. The gain error cancellation is handled by the Gain Correction register (GAINCORR).

To correct these two errors, the Digital Correction Logic Enabled bit in the Control C register (CTRLC.CORREN) must be set.

Offset and gain error compensation results are both calculated according to:

Result = (Conversion value+ - OFFSETCORR) \cdot GAINCORR

The correction will introduce a latency of 13 CLK_ADC clock cycles. In free running mode this latency is introduced on the first conversion only, since its duration is always less than the propagation delay. In single conversion mode this latency is introduced for each conversion.

Figure 38-8. ADC Timing Correction Enabled





Figure 39-2. SDADC Prescaler Diagram.



39.6.2.6 SDADC Resolution

The SDADC provides 16-bit resolution.

39.6.2.7 Automatic Sequences

The SDADC has the ability to automatically sequence a series of conversion. This means that each time the SDADC receives a start-of-conversion request, it can perform multiple conversions automatically. All of the three inputs can be included in a sequence, by writing to the Sequence Control register (SEQCTRL). The order of the conversion in a sequence is the lower positive input pair selection to upper positive input pair (AINNO, AINPO, AINN1, AINP1 ...).

When a sequence starts, the Sequence Busy status bit in Sequence Status register (SEQSTATUS.SEQBUSY) will be set to one. When the sequence is complete, the Sequence Busy status bit will be cleared.

Each time a conversion is completed, the Sequence State status in Sequence Status register (SEQSTATUS.SEQSTATE) will store the input number from which the conversion is done. The result will be stored in RESULT register and the Result Ready Interrupt Flag (INTFLAG.RESRDY) is set.

If additional inputs must be scanned, the SDADC will automatically start a new conversion on the next input present in the sequence list.

Note that if SEQCTRL register has no bits set to one, the conversion is done with the selected INPUTCTRL input.

39.6.2.8 Window Monitor

The window monitor feature allows the conversion result in the RESULT register to be compared to predefined threshold values. The window mode is selected by writing the Window Monitor Mode bits in the Window Monitor Control register (WINCTRL.WINMODE). Threshold values must be written in the Window Monitor Lower Threshold register (WINLT) and Window Monitor Upper Threshold register (WINUT).

The INTFLAG.WINMON interrupt flag will be set if the conversion result matches the window monitor condition.

Value	Description
0	The SDADC is always on , if enabled.
1	The SDADC is enabled, when a peripheral is requesting the SDADC conversion. The
	SDADC is disabled if no peripheral is requesting it.

Bit 6 – RUNSTDBY: Run in Standby

This bit controls how the SDADC behaves during standby sleep mode:

This bit is not synchronized.

Value	Description
0	The SDADC is halted during standby sleep mode.
1	The SDADC is not stopped in standby sleep mode. If CTRLA.ONDEMAND is one, the
	SDADC will be running when a peripheral is requesting it. If CTRLA.ONDEMAND is zero, the
	SDADC will always be running in standby sleep mode.

Bit 1 – ENABLE: Enable

Due to synchronization there is delay from writing CTRLA.ENABLE until the peripheral is enabled/ disabled. The value written to CTRL.ENABLE will read back immediately and the ENABLE bit in the SYNCBUSY register (SYNCBUSY.ENABLE) will be set. SYNCBUSY.ENABLE will be cleared when the operation is complete.

Value	Description
0	The SDADC is disabled.
1	The SDADC is enabled.

Bit 0 – SWRST: Software Reset

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the SDADC, except SYNCBUSY, to their initial state, and the SDADC will be disabled.

Writing a one to CTRLA.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded.

Due to synchronization there is a delay from writing CTRLA.SWRST until the reset is complete. CTRLA.SWRST and SYNCBUSY.SWRST will both be cleared when the reset is complete.

Value	Description
0	There is no reset operation ongoing.
1	The reset operation is ongoing.

39.8.2 Reference Control

Name:REFCTRLOffset:0x01 [ID-0000243d]Reset:0x00Property:PAC Write-Protection, Enable-Protected




Figure 40-2. Analog Comparator Block Diagram (Second Pair)

40.4 Signal Description

Signal	Description	Туре
AIN[70]	Analog input	Comparator inputs
CMP[20]	Digital output	Comparator outputs

Refer to *I/O Multiplexing and Considerations* for details on the pin mapping for this peripheral. One signal can be mapped on several pins.

Related Links

I/O Multiplexing and Considerations

40.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

40.5.1 I/O Lines

Using the AC's I/O lines requires the I/O pins to be configured. Refer to *PORT - I/O Pin Controller* for details.

Related Links

PORT: IO Pin Controller

Nested Vector Interrupt Controller

40.6.13 Events

The AC can generate the following output events:

- Comparator (COMP0, COMP1, COMP2, COMP3): Generated as a copy of the comparator status
- Window (WIN0, WIN1): Generated as a copy of the window inside/outside status

Writing a one to an Event Output bit in the Event Control Register (EVCTRL.xxEO) enables the corresponding output event. Writing a zero to this bit disables the corresponding output event. Refer to the Event System chapter for details on configuring the event system.

The AC can take the following action on an input event:

• Start comparison (START0, START1, START2, START3): Start a comparison.

Writing a one to an Event Input bit into the Event Control register (EVCTRL.COMPEIx) enables the corresponding action on input event. Writing a zero to this bit disables the corresponding action on input event. Note that if several events are connected to the AC, the enabled action will be taken on any of the incoming events. Refer to the Event System chapter for details on configuring the event system.

When EVCTRL.COMPEIx is one, the event will start a comparison on COMPx after the start-up time delay. In normal mode, each comparator responds to its corresponding input event independently. For a pair of comparators in window mode, either comparator event will trigger a comparison on both comparators simultaneously.

40.6.14 Sleep Mode Operation

The Run in Standby bits in the Comparator x Control registers (COMPCTRLx.RUNSTDBY) control the behavior of the AC during standby sleep mode. Each RUNSTDBY bit controls one comparator. When the bit is zero, the comparator is disabled during sleep, but maintains its current configuration. When the bit is one, the comparator continues to operate during sleep. Note that when RUNSTDBY is zero, the analog blocks are powered off for the lowest power consumption. This necessitates a start-up time delay when the system returns from sleep.

For Window Mode operation, both comparators in a pair must have the same RUNSTDBY configuration.


When RUNSTDBY is one, any enabled AC interrupt source can wake up the CPU. The AC can also be used during sleep modes where the clock used by the AC is disabled, provided that the AC is still powered (not in shutdown). In this case, the behavior is slightly different and depends on the measurement mode, as listed in Table 40-1.

COMPCTRLx.MODE	RUNSTDBY=0	RUNSTDBY=1
0 (Continuous)	COMPx disabled	GCLK_AC stopped, COMPx enabled
1 (Single-shot)	COMPx disabled	GCLK_AC stopped, COMPx enabled only when triggered by an input event

Table 40-1. Sleep Mode Operation

40.6.14.1 Continuous Measurement during Sleep

When a comparator is enabled in continuous measurement mode and GCLK_AC is disabled during sleep, the comparator will remain continuously enabled and will function asynchronously. The current state of the comparator is asynchronously monitored for changes. If an edge matching the interrupt condition is found, GCLK_AC is started to register the interrupt condition and generate events. If the interrupt is enabled in the Interrupt Enable registers (INTENCLR/SET), the AC can wake up the device;



Bit 1 – ENABLE: Enable

Due to synchronization there is delay from writing CTRLA.ENABLE until the peripheral is enabled/ disabled. The value written to CTRLA.ENABLE will read back immediately and the ENABLE bit in the Synchronization Busy register (SYNCBUSY.ENABLE) will be set. SYNCBUSY.ENABLE will be cleared when the operation is complete.

This bit is not enable-protected.

Value	Description
0	The peripheral is disabled.
1	The peripheral is enabled.

Bit 0 – SWRST: Software Reset

Writing a '0' to this bit has no effect.

Writing a '1' to this bit resets all registers in the FREQM to their initial state, and the FREQM will be disabled. Writing a '1' to this bit will always take precedence, meaning that all other writes in the same write-operation will be discarded.

Due to synchronization there is a delay from writing CTRLA.SWRST until the Reset is complete. CTRLA.SWRST and SYNCBUSY.SWRST will both be cleared when the Reset is complete.

This bit is not enable-protected.

Value	Description
0	There is no ongoing Reset operation.
1	The Reset operation is ongoing.

44.8.2 Control B

Name:	CTRLB
Offset:	0x01 [ID-00000e03]
Reset:	0x00
Property:	_

Bit	7	6	5	4	3	2	1	0
								START
Access								W
Reset								0

Bit 0 – START: Start Measurement

Value	Description
0	Writing a '0' has no effect.
1	Writing a '1' starts a measurement.

44.8.3 Configuration A

SAM C20/C21

Symbol	Description	Max.	Units
f _{GCLK_SERCOMn_SLOW}	Common SERCOM slow input clock frequency	5	MHz
fGCLK_SERCOMn_CORE	SERCOM0 input clock frequency	48	MHz
f _{GCLK_CANn}	CAN input clock frequency	48	MHz
f _{GCLK_TCC0, 1}	TCCn input clock frequency	92	MHz
f _{GCLK_TCC2}	TCC2 input clock frequency	48	MHz
f _{GCLK_TCn}	TCn input clock frequency	48	MHz
f _{GCLK_ADCn0}	ADCn0 input clock frequency	48	MHz
f _{GCLK_SDADC}	SDADC input clock frequency	48	MHz
f _{GCLK_DAC}	DAC input clock frequency	48	MHz
f _{GCLK_PTC}	PTC input clock frequency	48	MHz
f _{GCLK_CCL}	CCL input clock frequency	48	MHz
f _{GCLK_AC}	AC digital input clock frequency	48	MHz

45.7 **Power Consumption**

The values in the Power Consumption table below are measured values of power consumption under the following conditions, except where noted:

- Operating conditions
 - V_{VDDIN} = 3.3 V, 5.0V
- Oscillators
 - XOSC (crystal oscillator) stopped
 - XOSC32K (32 kHz crystal oscillator) running with external 32kHz crystal
 - FDPLL using XOSC32K as reference and running at 48 MHz
- Clocks
 - FDPLL used as main clock source, except otherwise specified
 - CPU, AHB clocks undivided
 - All peripheral clocks stopped
- I/Os are inactive with input trigger disable
- CPU is running on flash with 1 wait state when operating at 5V and 3 wait states at 3V
- NVMCTRL cache enabled
- BODVDD disabled

Mode	conditions	Та	Vcc	Тур.	Max.	Units
ACTIVE	algorithm	25°C	5.0V	3.8	4.2	mA
		85°C	5.0V	3.9	4.3	
	CPU running a While 1 algorithm	25°C	3.0V	3.7	4.1	mA
		85°C	3.0V	3.9	4.3	

$C_{LEXT}=2$ ($C_{L}-C_{STRAY}-C_{SHUNT}$)

where ${\tt C}_{\tt STRAY}$ is the capacitance of the pins and PCB and <code>CSHUNT</code> is the shunt capacitance of the <code>crystal</code>.

Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
f _{OUT} ⁽¹⁾	Crystal oscillator frequency		-	32768	-	Hz
C _L ⁽¹⁾	Crystal load capacitance		-	-	12.5	pF
C _{SHUNT} ⁽¹⁾	Crystal shunt capacitance		-	-	1.75	
Cm ⁽¹⁾	Motional capacitance		-	1.25	-	fF
ESR	Crystal Equivalent Series Resistance - SF = 3	F = 32.768kHz, C _L =12.5 pF	-	-	79	kΩ
Cxin32k	Parasitic capacitor load		-	2.9	-	pF
Cxout32k			-	3.2	-	
Tstart	Startup time	F = 32.768kHz, C _L =12.5 pF	-	16	24	Kcycles

Table 45-43. 32kHz Crystal Oscillator Characteristics

1. These are based on simulation. These values are not covered by test or characterization

Table 45-44. Power Consumption⁽¹⁾

Symbol	Parameters	Conditions	Та	Тур.	Мах	Units
I _{DD}	Current consumption	VDD = 5.0V	Max 85°C	1528	1720	nA
			Typ 25°C			

1. These are based on characterization.

45.12.3 Digital Phase Locked Loop (DPLL) Characteristics

Table 45-45. Fractional Digital Phase Locked Loop Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
f _{IN} ⁽¹⁾	Input frequency		32		2000	KHz
f _{OUT} ⁽¹⁾	Output frequency		48		96	MHz
Jp ⁽²⁾	Period jitter	f _{IN} = 32 kHz, f _{OUT} = 48 MHz	-	1.5	3.0	%
	(Peak-Peak value)	f _{IN} = 32 kHz, f _{OUT} = 96 MHz	-	2.7	8.0	
		f _{IN} = 2 MHz, f _{OUT} = 48 MHz	-	1.8	4.0	
		f _{IN} = 2 MHz, f _{OUT} = 96 MHz	-	2.5	6.0	
$t_{LOCK}^{(2)}$	Lock Time	After startup, time to get lock signal.	-	1.1	1.5	ms
		f _{IN} = 32 kHz,				
		f _{OUT} = 96 MHz				
		After startup, time to get lock signal.	-	25	35	μs

48. Packaging Information

Table 48-1. Thermal Resistance Data

48.1 Thermal Considerations

48.1.1 Thermal Resistance Data

The following table summarizes the thermal resistance data depending on the package.

Package Type	θ _{JA}	θ _{JC}				
32-pin TQFP	63.1°C/W	14.3°C/W				
48-pin TQFP	62.7°C/W	11.6°C/W				
64-pin TQFP	56.3°C/W	11.1°C/W				
100-pin TQFP	55.0°C/W	11.1°C/W				
32-pin QFN	40.5°C/W	16.0°C/W				
48-pin QFN	30.9°C/W	10.4°C/W				
64-pin QFN	31.4°C/W	10.2°C/W				
56-ball WLCSP	37.5°C/W	5.48°C/W				

48.1.2 Junction Temperature

The average chip-junction temperature, T_J, in °C can be obtained from the following:

1. $T_J = T_A + (P_D \times \theta_{JA})$

2.
$$T_J = T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC}))$$

where:

- θ_{JA} = Package thermal resistance, Junction-to-ambient (°C/W), see Thermal Resistance Data
- θ_{JC} = Package thermal resistance, Junction-to-case thermal resistance (°C/W), see Thermal Resistance Data
- θ_{HEATSINK} = Thermal resistance (°C/W) specification of the external cooling device
- P_D = Device power consumption (W)
- T_A = Ambient temperature (°C)

From the first equation, the user can derive the estimated lifetime of the chip and decide if a cooling device is necessary or not. If a cooling device is to be fitted on the chip, the second equation should be used to compute the resulting average chip-junction temperature T_J in °C.

48.2 Package Drawings

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.