



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | CANbus, I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, WDT |
| Number of I/O | 38 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 14x12b, 2x16b; D/A 1x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-TQFP |
| Supplier Device Package | 48-TQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/atsamc21g15a-ant |

Table 13-5. AMOD Bit Descriptions for MBIST

| AMOD[1:0] | Description |
|-----------|----------------|
| 0x0 | Exit on Error |
| 0x1 | Pause on Error |
| 0x2, 0x3 | Reserved |

Related Links

[NVMCTRL – Non-Volatile Memory Controller](#)

[Security Bit](#)

[Product Mapping](#)

13.11.6 System Services Availability when Accessed Externally and Device is Protected

External access: Access performed in the DSU address offset 0x200-0x1FFF range.

Internal access: Access performed in the DSU address offset 0x000-0x100 range.

Table 13-6. Available Features when Operated From The External Address Range and Device is Protected

| Features | Availability From The External Address Range and Device is Protected |
|---|--|
| Chip-Erase command and status | Yes |
| CRC32 | Yes, only full array or full EEPROM |
| CoreSight Compliant Device identification | Yes |
| Debug communication channels | Yes |
| Testing of onboard memories (MBIST) | No |
| STATUSA.CRSTEXT clearing | No (STATUSA.PERR is set when attempting to do so) |

| | | | | | | | | |
|--------|---------------|-----|-----|-----|-----|-----|-----|-----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | SQRNUM[31:24] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | SQRNUM[23:16] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | SQRNUM[15:8] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | SQRNUM[7:0] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bits 31:0 – SQRNUM[31:0]: Square Root Input

Holds the 32-bit unsigned input for the square root operation. Writing the SQRNUM register will start the square root function. Refer to [Unsigned Square Root](#).

Related Links[MCLK – Main Clock](#)[Peripheral Clock Masking](#)**20.5.4 DMA**

Not applicable.

20.5.5 Interrupts

The interrupt request line is connected to the Interrupt Controller. Using the OSCCTRL interrupts requires the interrupt controller to be configured first.

Related Links[Nested Vector Interrupt Controller](#)[INTFLAG](#)[Sleep Mode Controller](#)**20.5.6 Events**

The events of this peripheral are connected to the Event System.

Related Links[EVSYS – Event System](#)**20.5.7 Debug Operation**

When the CPU is halted in debug mode the OSCCTRL continues normal operation. If the OSCCTRL is configured in a way that requires it to be periodically serviced by the CPU through interrupts or similar, improper operation or data loss may result during debugging.

20.5.8 Register Access Protection

All registers with write-access can be write-protected optionally by the Peripheral Access Controller (PAC), except for the following registers:

- Interrupt Flag Status and Clear register (INTFLAG)

Note: Optional write-protection is indicated by the "PAC Write-Protection" property in the register description.

When the CPU is halted in debug mode, all write-protection is automatically disabled. Write-protection does not apply for accesses through an external debugger.

20.5.9 Analog Connections

The 0.4-32MHz crystal must be connected between the XIN and XOUT pins, along with any required load capacitors.

20.6 Functional Description**20.6.1 Principle of Operation**

XOSCn, OSC48M, and FDPLL96M. are configured via OSCCTRL control registers. Through this interface, the oscillators are enabled, disabled, or have their calibration values updated.

The Status register gathers different status signals coming from the oscillators controlled by the OSCCTRL. The status signals can be used to generate system interrupts, and in some cases wake up the system from Sleep mode, provided the corresponding interrupt is enabled.

| | | | | | | | | |
|--------|----|----|----|-----------|-----------|---------|----------|----------|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | | DPLLLDRTO | DPLLLTO | DPLLLCKF | DPLLLCKR |
| Access | | | | | R | R | R | R |
| Reset | | | | | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | OSC48MRDY | | CLKSW | CLKFAIL | XOSCRDY |
| Access | | | | R | | R | R | R |
| Reset | | | | 0 | | 0 | 0 | 0 |

Bit 11 – DPLLLDRTO: DPLL Loop Divider Ratio Update Complete

| Value | Description |
|-------|---|
| 0 | DPLL Loop Divider Ratio Update Complete not detected. |
| 1 | DPLL Loop Divider Ratio Update Complete detected. |

Bit 10 – DPLLLTO: DPLL Lock Timeout

| Value | Description |
|-------|----------------------------------|
| 0 | DPLL Lock time-out not detected. |
| 1 | DPLL Lock time-out detected. |

Bit 9 – DPLLLCKF: DPLL Lock Fall

| Value | Description |
|-------|-----------------------------------|
| 0 | DPLL Lock fall edge not detected. |
| 1 | DPLL Lock fall edge detected. |

Bit 8 – DPLLLCKR: DPLL Lock Rise

| Value | Description |
|-------|-----------------------------------|
| 0 | DPLL Lock rise edge not detected. |
| 1 | DPLL Lock fall edge detected. |

Bit 4 – OSC48MRDY: OSC48M Ready


| Value | Description |
|-------|--|
| 0 | OSC48M is not ready. |
| 1 | OSC48M is stable and ready to be used as a clock source. |

Bit 2 – CLKSW: XOSC Clock Switch

25.6.3.3 Channel Resume and Next Suspend Skip

A channel operation can be resumed by software by setting the Resume command in the Command bit field of the Channel Control B register (CHCTRLB.CMD). If the channel is already suspended, the channel operation resumes from where it previously stopped when the Resume command is detected. When the Resume command is issued before the channel is suspended, the next suspend action is skipped and the channel continues the normal operation.

Figure 25-10. Channel Suspend/Resume Operation



Related Links

[CHCTRLB](#)

25.6.3.4 Event Input Actions

The event input actions are available only on the least significant DMA channels. For details on channels with event input support, refer to the in the Event system documentation.

Before using event input actions, the event controller must be configured first according to the following table, and the Channel Event Input Enable bit in the Channel Control B register (CHCTRLB.EVIE) must be written to '1'. Refer also to [Events](#).

Table 25-1. Event Input Action

| Action | CHCTRLB.EVACT | CHCTRLB.TRGSRC |
|--------------------------------|---------------|----------------|
| None | NOACT | - |
| Normal Transfer | TRIG | DISABLE |
| Conditional Transfer on Strobe | TRIG | any peripheral |
| Conditional Transfer | CTRIG | |
| Conditional Block Transfer | CBLOCK | |
| Channel Suspend | SUSPEND | |
| Channel Resume | RESUME | |
| Skip Next Block Suspend | SSKIP | |

Normal Transfer

The event input is used to trigger a beat or burst transfer on peripherals.

The event is acknowledged as soon as the event is received. When received, both the Channel Pending status bit in the Channel Status register (CHSTATUS.PEND) and the corresponding Channel n bit in the Pending Channels register (PENDCH.PENDCHn) are set. If the event is received while the channel is pending, the event trigger is lost.

The figure below shows an example where beat transfers are enabled by internal events.

28. PORT - I/O Pin Controller

28.1 Overview

The IO Pin Controller (PORT) controls the I/O pins of the device. The I/O pins are organized in a series of groups, collectively referred to as a PORT group. Each PORT group can have up to 32 pins that can be configured and controlled individually or as a group. The number of PORT groups on a device may depend on the package/number of pins. Each pin may either be used for general-purpose I/O under direct application control or be assigned to an embedded device peripheral. When used for general-purpose I/O, each pin can be configured as input or output, with highly configurable driver and pull settings.

All I/O pins have true read-modify-write functionality when used for general-purpose I/O; the direction or the output value of one or more pins may be changed (set, reset or toggled) explicitly without unintentionally changing the state of any other pins in the same port group by a single, atomic 8-, 16- or 32-bit write.

The PORT is connected to the high-speed bus matrix through an AHB/APB bridge.

28.2 Features

- Selectable input and output configuration for each individual pin
- Software-controlled multiplexing of peripheral functions on I/O pins
- Flexible pin configuration through a dedicated Pin Configuration register
- Configurable output driver and pull settings:
 - Totem-pole (push-pull)
 - Pull configuration
 - Driver strength
- Configurable input buffer and pull settings:
 - Internal pull-up or pull-down
 - Input sampling criteria
 - Input buffer can be disabled if not needed for lower power consumption
- Input event:
 - Up to four input event pins for each PORT group
 - SET/CLEAR/TOGGLE event actions for each event input on output value of a pin
 - Can be output to pin
- Power saving using STANDBY mode
 - No access to configuration registers
 - Possible access to data registers (DIR, OUT or IN)

| | | | | | | | | |
|--------|------------|----|----|----|----|----|----|----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | OUT[31:24] | | | | | | | |
| Access | RW | RW | RW | RW | RW | RW | RW | RW |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | OUT[23:16] | | | | | | | |
| Access | RW | RW | RW | RW | RW | RW | RW | RW |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | OUT[15:8] | | | | | | | |
| Access | RW | RW | RW | RW | RW | RW | RW | RW |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | OUT[7:0] | | | | | | | |
| Access | RW | RW | RW | RW | RW | RW | RW | RW |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bits 31:0 – OUT[31:0]: PORT Data Output Value

For pins configured as outputs via the Data Direction register (DIR), these bits set the logical output drive level.

For pins configured as inputs via the Data Direction register (DIR) and with pull enabled via the Pull Enable bit in the Pin Configuration register (PINCFG.PULLEN), these bits will set the input pull direction.

| Value | Description |
|-------|---|
| 0 | The I/O pin output is driven low, or the input is connected to an internal pull-down. |
| 1 | The I/O pin output is driven high, or the input is connected to an internal pull-up. |

28.9.6 Data Output Value Clear

This register allows the user to set one or more output I/O pin drive levels low, without doing a read-modify-write operation. Changes in this register will also be reflected in the Data Output Value (OUT), Data Output Value Toggle (OUTTGL) and Data Output Value Set (OUTSET) registers.



Tip: The I/O pins are assembled in pin groups ("PORT groups") with up to 32 pins. Group 0 consists of the PA pins, group 1 is for the PB pins, etc. Each pin group has its own PORT registers. For example, the register address offset for the Data Direction (DIR) register for group 0 (PA00 to PA31) is 0x00, and the register address offset for the DIR register for group 1 (PB00 to PB31) is 0x80.

Name: OUTCLR
Offset: 0x14
Reset: 0x00000000
Property: PAC Write-Protection

[Sleep Mode Controller](#)

29.6.4 Sleep Mode Operation

The EVSYS can generate interrupts to wake up the device from any sleep mode.

To be able to run in standby, the Run in Standby bit in the Channel register (CHANNELn.RUNSTDBY) must be set to '1'. When the Generic Clock On Demand bit in Channel register (CHANNELn.ONDEMAND) is set to '1' and the event generator is detected, the event channel will request its clock (GCLK_EVSYS_CHANNEL_n). The event latency for a resynchronized channel path will increase by two GCLK_EVSYS_CHANNEL_n clock (i.e., up to five GCLK_EVSYS_CHANNEL_n clock cycles).

A channel will behave differently in different sleep modes regarding to CHANNELn.RUNSTDBY and CHANNELn.ONDEMAND, as shown in the table below:

Table 29-1. Event Channel Sleep Behavior

| CHANNELn.ONDEMAND | CHANNELn.RUNSTDBY | Sleep Behavior |
|-------------------|-------------------|--|
| 0 | 0 | Only run in IDLE sleep mode if an event must be propagated. Disabled in STANDBY sleep mode. |
| 0 | 1 | Always run in IDLE and STANDBY sleep modes. |
| 1 | 0 | Only run in IDLE sleep mode if an event must be propagated. Disabled in STANDBY sleep mode. Two GCLK_EVSYS_n latency added in RESYNC path before the event is propagated internally. |
| 1 | 1 | Always run in IDLE and STANDBY sleep modes. Two GCLK_EVSYS_n latency added in RESYNC path before the event is propagated internally. |

29.7 Register Summary

29.7.1 Common Registers

| Offset | Name | Bit Pos. | | | | | | | | |
|------------|--------------------------|----------|---------|---------|---------|---------|----------|----------|---------|---------|
| 0x00 | CTRLA | 7:0 | | | | | | | | SWRST |
| 0x01..0x0B | Reserved | | | | | | | | | |
| 0x0C | CHSTATUS | 7:0 | USRRDY7 | USRRDY6 | USRRDY5 | USRRDY4 | USRRDY3 | USRRDY2 | USRRDY1 | USRRDY0 |
| 0x0D | | 15:8 | | | | | USRRDY11 | USRRDY10 | USRRDY9 | USRRDY8 |
| 0x0E | | 23:16 | CHBUSY7 | CHBUSY6 | CHBUSY5 | CHBUSY4 | CHBUSY3 | CHBUSY2 | CHBUSY1 | CHBUSY0 |
| 0x0F | | 31:24 | | | | | CHBUSY11 | CHBUSY10 | CHBUSY9 | CHBUSY8 |
| 0x10 | INTENCLR | 7:0 | OVR7 | OVR6 | OVR5 | OVR4 | OVR3 | OVR2 | OVR1 | OVR0 |
| 0x11 | | 15:8 | | | | | OVR11 | OVR10 | OVR9 | OVR8 |
| 0x12 | | 23:16 | EVD7 | EVD6 | EVD5 | EVD4 | EVD3 | EVD2 | EVD1 | EVD0 |
| 0x13 | | 31:24 | | | | | EVD11 | EVD10 | EVD9 | EVD8 |
| 0x14 | INTENSET | 7:0 | OVR7 | OVR6 | OVR5 | OVR4 | OVR3 | OVR2 | OVR1 | OVR0 |
| 0x15 | | 15:8 | | | | | OVR11 | OVR10 | OVR9 | OVR8 |
| 0x16 | | 23:16 | EVD7 | EVD6 | EVD5 | EVD4 | EVD3 | EVD2 | EVD1 | EVD0 |

Bit 4 – CTSIC: Clear to Send Input Change

This flag is cleared by writing a '1' to it.

This flag is set when a change is detected on the CTS pin.

Writing '0' to this bit has no effect.

Writing '1' to this bit will clear the flag.

Bit 3 – RXS: Receive Start

This flag is cleared by writing '1' to it.

This flag is set when a start condition is detected on the RxD line and start-of-frame detection is enabled (CTRLB.SFDE is '1').

Writing '0' to this bit has no effect.

Writing '1' to this bit will clear the Receive Start interrupt flag.

Bit 2 – RXC: Receive Complete

This flag is cleared by reading the Data register (DATA) or by disabling the receiver.

This flag is set when there are unread data in DATA.

Writing '0' to this bit has no effect.

Writing '1' to this bit has no effect.

Bit 1 – TXC: Transmit Complete

This flag is cleared by writing '1' to it or by writing new data to DATA.

This flag is set when the entire frame in the transmit shift register has been shifted out and there are no new data in DATA.

Writing '0' to this bit has no effect.

Writing '1' to this bit will clear the flag.

Bit 0 – DRE: Data Register Empty

This flag is cleared by writing new data to DATA.

This flag is set when DATA is empty and ready to be written.

Writing '0' to this bit has no effect.

Writing '1' to this bit has no effect.

31.8.9 Status

Name: STATUS

Offset: 0x1A

Reset: 0x0000

Property: -

Table 34-4. Example Filter Configuration for Rx Buffers

| Filter Element | SFID1[10:0] / EFID1[28:0] | SFID2[10:9] / EFID2[10:9] | SFID2[5:0] / EFID2[5:0] |
|----------------|---------------------------|---------------------------|-------------------------|
| 0 | ID message 1 | 00 | 00 0000 |
| 1 | ID message 2 | 00 | 00 0001 |
| 2 | ID message 3 | 00 | 00 0010 |

After the last word of a matching received message has been written to the Message RAM, the respective New Data flag in register NDAT1, NDAT2 is set. As long as the New Data flag is set, the respective Rx Buffer is locked against updates from received matching frames. The New Data flags have to be reset by the CPU by writing a '1' to the respective bit position.

While an Rx Buffer's New Data flag is set, a Message ID Filter Element referencing this specific Rx Buffer will not match, causing the acceptance filtering to continue. Following Message ID Filter Elements may cause the received message to be stored into another Rx Buffer, or into an Rx FIFO, or the message may be rejected, depending on filter configuration.

Rx Buffer Handling

- Reset interrupt flag IR.DRX
- Read New Data registers
- Read messages from Message RAM
- Reset New Data flags of processed messages

34.6.5.4 Debug on CAN Support

Debug messages are stored into Rx Buffers. For debug handling three consecutive Rx buffers (e.g. #61, #62, #63) have to be used for storage of debug messages A, B, and C. The format is the same as for an Rx Buffer or an Rx FIFO element (see [Rx Buffer and FIFO Element](#)).

Advantage: Fixed start address for the DMA transfers (relative to RXBC.RBSA), no additional configuration required.

For filtering of debug messages Standard / Extended Filter Elements with SFEC / EFEC = "111" have to be set up. Messages matching these filter elements are stored into the Rx Buffers addressed by SFID2 / EFID2[5:0].

After message C has been stored, the DMA request output is activated and the three messages can be read from the Message RAM under DMA control. The RAM words holding the debug messages will not be changed by the CAN while DMA request is activated. The behavior is similar to that of an Rx Buffers with its New Data flag set.

After the DMA has completed the DMA unit sets the DMA acknowledge. This resets DMA request. Now the CAN is prepared to receive the next set of debug messages.

Filtering for Debug Messages

Filtering for debug messages is done by configuring one Standard / Extended Message ID Filter Element for each of the three debug messages. To enable a filter element to filter for debug messages SFEC / EFEC has to be programmed to "111". In this case fields SFID1 / SFID2 and EFID1 / EFID2 have a different meaning (see [Standard Message ID Filter Element](#) and [Extended Message ID Filter Element](#)). While SFID2 / EFID2[10:9] controls the debug message handling state machine, SFID2 / EFID2[5:0] controls the location for storage of a received debug message.

When a debug message is stored, neither the respective New Data flag nor IR.DRX are set. The reception of debug messages can be monitored via RXF1S.DMS.

| | | | | | | | | |
|--------|------|------|------|------|------|------|------|------|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | TRPn | TRPn | TRPn | TRPn | TRPn | TRPn | TRPn | TRPn |
| Access | R | R | R | R | R | R | R | R |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| | | | | | | | | |
|--------|------|------|------|------|------|------|------|------|
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | TRPn | TRPn | TRPn | TRPn | TRPn | TRPn | TRPn | TRPn |
| Access | R | R | R | R | R | R | R | R |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| | | | | | | | | |
|--------|------|------|------|------|------|------|------|------|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | TRPn | TRPn | TRPn | TRPn | TRPn | TRPn | TRPn | TRPn |
| Access | R | R | R | R | R | R | R | R |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| | | | | | | | | |
|--------|------|------|------|------|------|------|------|------|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | TRPn | TRPn | TRPn | TRPn | TRPn | TRPn | TRPn | TRPn |
| Access | R | R | R | R | R | R | R | R |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bits 31:0 – TRPn: Transmission Request Pending

Each Tx Buffer has its own Transmission Request Pending bit.

The bits are reset after a requested transmission has completed or has been cancelled via register TXBCR.

TXBRP bits are set only for those Tx Buffers configured via TXBC. After a TXBRP bit has been set, a Tx scan is started to check for the pending Tx request with the highest priority (Tx Buffer with lowest Message ID).

A cancellation request resets the corresponding transmission request pending bit of register TXBRP. In case a transmission has already been started when a cancellation is requested, this is done at the end of the transmission, regardless whether the transmission was successful or not. The cancellation request bits are reset directly after the corresponding TXBRP bit has been reset.

After a cancellation has been requested, a finished cancellation is signaled via TXBCF

- after successful transmission together with the corresponding TXBTO bit
- when the transmission has not yet been started at the point of cancellation
- when the transmission has been aborted due to lost arbitration
- when an error occurred during frame transmission

In DAR mode all transmissions are automatically canceled if they are not successful. The corresponding TXBCF bit is set for all unsuccessful transmissions.

| Value | Description |
|-------|----------------------------------|
| 0 | No transmission request pending. |
| 1 | Transmission request pending. |

34.8.39 Tx Buffer Add Request

Note: If an add request is applied for a Tx Buffer with pending transmission request (corresponding TXBRP bit is already set), this add request is ignored.

hardware update is performed. After all the buffer registers are loaded correctly, the buffered registers can be unlocked.

This bit has no effect when input capture operation is enabled.

Writing a '0' to this bit has no effect.

Writing a '1' to this bit will clear the LUPD bit.

| Value | Description |
|-------|--|
| 0 | The CCBUFx and PERBUF buffer registers value are copied into CCx and PER registers on hardware update condition. |
| 1 | The CCBUFx and PERBUF buffer registers value are not copied into CCx and PER registers on hardware update condition. |

Bit 0 – DIR: Counter Direction

This bit is used to change the direction of the counter.

Writing a '0' to this bit has no effect.

Writing a '1' to this bit will clear the bit and make the counter count up.

| Value | Description |
|-------|--|
| 0 | The timer/counter is counting up (incrementing). |
| 1 | The timer/counter is counting down (decrementing). |

35.7.3.3 Control B Set

This register allows the user to set bits in the CTRLB register without doing a read-modify-write operation. Changes in this register will also be reflected in the Control B Clear register (CTRLBCLR).

Name: CTRLBSET

Offset: 0x05

Reset: 0x00

Property: PAC Write-Protection, Read-synchronized, Write-Synchronized

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----------|-----|-----|---|---|---------|------|-----|
| | CMD[2:0] | | | | | ONESHOT | LUPD | DIR |
| Access | R/W | R/W | R/W | | | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | | | 0 | 0 | 0 |

Bits 7:5 – CMD[2:0]: Command

These bits are used for software control of the TC. The commands are executed on the next prescaled GCLK_TC clock cycle. When a command has been executed, the CMD bit group will be read back as zero.

Writing 0x0 to these bits has no effect.

Writing a value different from 0x0 to these bits will issue a command for execution.

| Value | Name | Description |
|-------|-----------|-------------------------------------|
| 0x0 | NONE | No action |
| 0x1 | RETRIGGER | Force a start, restart or retrigger |
| 0x2 | STOP | Force a stop |

| Name | Operation | TOP | Update | Output Waveform | | OVFIF/Event | |
|------------|------------------|-----|------------------------------|-------------------------------------|-----------|-------------|------|
| | | | | On Match | On Update | Up | Down |
| NPWM | Single-slope PWM | PER | TOP/ ZERO | See section 'Output Polarity' below | | TOP | ZERO |
| DSCRITICAL | Dual-slope PWM | PER | ZERO | | | - | ZERO |
| DSBOTTOM | Dual-slope PWM | PER | ZERO | | | - | ZERO |
| DSBOTH | Dual-slope PWM | PER | TOP ⁽¹⁾ & ZERO | | | TOP | ZERO |
| DSTOP | Dual-slope PWM | PER | ZERO | | | TOP | - |

1. The UPDATE condition on TOP only will occur when circular buffer is enabled for the channel.

Related Links


[Circular Buffer](#)

[PORT: IO Pin Controller](#)

Normal Frequency (NFRQ)

For Normal Frequency generation, the period time (T) is controlled by the period register (PER). The waveform generation output (WO[x]) is toggled on each compare match between COUNT and CCx, and the corresponding Match or Capture Channel x Interrupt Flag (EVCTRL.MCE0x) will be set.

Figure 36-4. Normal Frequency Operation



Match Frequency (MFRQ)

For Match Frequency generation, the period time (T) is controlled by CC0 register instead of PER. WO[0] toggles on each update condition.

The following bits are synchronized when written:

- Software Reset and Enable bits in Control A register (CTRLA.SWRST and CTRLA.ENABLE)

The following registers are synchronized when written:

- Control B Clear and Control B Set registers (CTRLBCLR and CTRLBSET)
- Status register (STATUS)
- Pattern and Pattern Buffer registers (PATT and PATTBUF)
- Waveform register (WAVE)
- Count Value register (COUNT)
- Period Value and Period Buffer Value registers (PER and PERBUF)
- Compare/Capture Channel x and Channel x Compare/Capture Buffer Value registers (CCx and CCBUFx)

The following registers are synchronized when read:

- Control B Clear and Control B Set registers (CTRLBCLR and CTRLBSET)
- Count Value register (COUNT): synchronization is done on demand through READSYNC command (CTRLBSET.CMD)
- Pattern and Pattern Buffer registers (PATT and PATTBUF)
- Waveform register (WAVE)
- Period Value and Period Buffer Value registers (PER and PERBUF)
- Compare/Capture Channel x and Channel x Compare/Capture Buffer Value registers (CCx and CCBUFx)

Required write-synchronization is denoted by the "Write-Synchronized" property in the register description.

Required read-synchronization is denoted by the "Read-Synchronized" property in the register description.


Related Links

[Register Synchronization](#)

[Register Synchronization](#)

37.3 Block Diagram

Figure 37-1. Configurable Custom Logic



37.4 Signal Description

| Pin Name | Type | Description |
|------------|----------------|--------------------------|
| OUT[n:0] | Digital output | Output from lookup table |
| IN[3n+2:0] | Digital input | Input to lookup table |

- n is the number of CCL groups.

Refer to *I/O Multiplexing and Considerations* for details on the pin mapping for this peripheral. One signal can be mapped on several pins.

Related Links

[I/O Multiplexing and Considerations](#)

37.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

37.5.1 I/O Lines

Using the CCL I/O lines requires the I/O pins to be configured. Refer to *PORT - I/O Pin Configuration* for details.

Related Links

[PORT: IO Pin Controller](#)

37.5.2 Power Management

This peripheral can continue to operate in any sleep mode where its source clock is running. Events connected to the event system can trigger other operations in the system without exiting sleep modes.

Bit 20 – INVEL: Inverted Event Input Enable

| Value | Description |
|-------|---------------------------------|
| 0 | Incoming event is not inverted. |
| 1 | Incoming event is inverted. |

Bit 7 – EDGESEL: Edge Selection

| Value | Description |
|-------|----------------------------|
| 0 | Edge detector is disabled. |
| 1 | Edge detector is enabled. |

Bits 5:4 – FILTSEL[1:0]: Filter Selection

These bits select the LUT output filter options:

Filter Selection

| Value | Name | Description |
|-------|---------|----------------------|
| 0x0 | DISABLE | Filter disabled |
| 0x1 | SYNCH | Synchronizer enabled |
| 0x2 | FILTER | Filter enabled |
| 0x3 | - | Reserved |

Bit 1 – ENABLE: LUT Enable

| Value | Description |
|-------|----------------------|
| 0 | The LUT is disabled. |
| 1 | The LUT is enabled. |

Bits 19:16,15:12,11:8 – INSELx: LUT Input x Source Selection

These bits select the LUT input x source:


| Value | Name | Description |
|-------|----------|-------------------------------|
| 0x0 | MASK | Masked input |
| 0x1 | FEEDBACK | Feedback input source |
| 0x2 | LINK | Linked LUT input source |
| 0x3 | EVENT | Event input source |
| 0x4 | IO | I/O pin input source |
| 0x5 | AC | AC input source |
| 0x6 | TC | TC input source |
| 0x7 | ALTTC | Alternative TC input source |
| 0x8 | TCC | TCC input source |
| 0x9 | SERCOM | SERCOM input source |
| 0xA | ALT2TC | Alternative 2 TC input source |

ADC measurements can be started simultaneously on both ADC's or interleaved. The trigger mode selection is available in the master ADC Control C register (ADC0.CTRL.C.DUALSEL).

To restart an interleaved sequence, the user can apply different options:

- Flush the master ADC (ADC0.SWTRIG.FLUSH = 1)
- Disable/re-enable the master ADC (ADC0.CTRLA.ENABLE)
- Reset and reconfigure master ADC (ADC0.CTRLA.SWRST = 1)

Figure 38-10. Interleaved Dual-Mode Trigger Selection



38.6.3.2 Rail-to-Rail Operation

The accuracy of the ADC is highest when the input common mode voltage (V_{CMIN}) is close to $V_{REF}/2$. To enable a full range of common mode voltages (rail-to-rail operation), the Rail-to-Rail bit in the Control C register (CTRLC.R2R) should be written to one. Rail-to-rail operation requires a sampling period of four cycles. This is achieved by enabling offset compensation (SAMPCTRL.OFFCOMP = 1). Rail-to-rail operation should not be used when offset compensation is disabled.

38.6.3.3 Double Buffering

The following registers are double buffered:

- Input Control (INPUTCTRL)
- Control C (CTRLC)
- Average Control (AVGCTRL)
- Sampling Time Control (SAMPCTRL)
- Window Monitor Lower Threshold (WINLT)
- Window Monitor Upper Threshold (WINUT)
- Gain Correction (GAINCORR)
- Offset Correction (OFFSETCORR)

When one of these registers is written, the data is stored in the corresponding buffer as long as the current conversion is not impacted, and the corresponding busy status will be set in the Synchronization Busy register (SYNCBUSY). When a new RESULT is available, data stored in the buffer registers will be transferred to the ADC and a new conversion can start.

38.6.3.4 Device Temperature Measurement

Principle

The device has an integrated temperature sensor which is part of the Supply Controller (SUPC). The analog signal of that sensor can be converted into a digital value by the ADC. The digital value can be converted into a temperature in °C by following the steps in this section.

Configuration and Conditions

In order to conduct temperature measurements, configure the device according to these steps.

1. Configure the clocks and device frequencies according to the Electrical Characteristics.
2. Configure the Voltage References System of the Supply Controller (SUPC):
 - 2.1. Enable the temperature sensor by writing a '1' to the Temperature Sensor Enable bit in the VREF Control register (SUPC.VREF.TSEN).

| Symbol | Parameters | Conditions | Min | Typ | Max | Unit |
|--------|--------------------------|------------|-----|-----|-----|------|
| | Minimum resistive load | | 5 | - | - | kΩ |
| | Maximum capacitance load | | - | - | 100 | pF |

1. These are based on simulation. These values are not covered by test or characterization.
2. For VDDANA > 4.5V.

Table 45-27. Clock and Timing⁽¹⁾

| Symbol | Parameter | Conditions | | Max. | Units |
|--------|-----------------|----------------------------|--------------|------|-------|
| | Conversion rate | Cload=100pF Rload > 5kΩ | Normal mode | 350 | ksps |
| | | | For DDATA=±1 | 1000 | |
| | Startup time | | | 3 | μs |

1. These values are based on simulation. These values are not covered by test limits in production or characterization.

Table 45-28. Accuracy Characteristics⁽¹⁾

| Symbol | Parameter | Conditions | | Typ. | Max. | Units |
|--------|----------------------------|----------------------|------------|--------|--------|-------|
| INL | Integral non-linearity | VREF= Ext 2.0V | VDD = 2.7V | +/-0.7 | +/-1.3 | LSB |
| | | | VDD = 5.5V | +/-0.5 | +/-0.6 | |
| | | VREF = VDDANA | VDD = 2.7V | +/-0.6 | +/-0.9 | |
| | | | VDD = 5.5V | +/-0.4 | +/-0.6 | |
| | | VREF= 1.024V INT REF | VDD = 2.7V | +/-1 | +/-2.5 | |
| | | | VDD = 5.5V | +/-1.5 | +/-3.5 | |
| DNL | Differential non-linearity | VREF= Ext 2.0V | VDD = 2.7V | +/-0.3 | +/-0.4 | LSB |
| | | | VDD = 5.5V | +/-0.4 | +/-0.5 | |
| | | VREF = VDDANA | VDD = 2.7V | +/-0.2 | +/-0.3 | |
| | | | VDD = 5.5V | +/-0.2 | +/-0.3 | |
| | | VREF= 1.024V INT REF | VDD = 2.7V | +/-1.0 | +/-2.5 | |
| | | | VDD = 5.5V | +/-1.4 | +/-3.5 | |
| | Gain error | Ext. VREF | | +/-8 | +/-20 | mV |
| | Offset error | Ext. VREF | | +/-4 | +/-20 | mV |

1. These values are based on characterization. These values are not covered by test limits in production.

Table 45-29. Power Consumption⁽¹⁾

| Symbol | Parameters | Conditions | Ta | Typ. | Max | Units |
|--------|-------------------|------------------|----------|------|-----|-------|
| IDD | DC supply current | Output buffer On | Max 85°C | 318 | 404 | μA |

Table 48-14. Device and Package Maximum Weight

| | |
|-----|----|
| 140 | mg |
|-----|----|

Table 48-15. Package Characteristics

| | |
|----------------------------|------|
| Moisture Sensitivity Level | MSL3 |
|----------------------------|------|

Table 48-16. Package Reference

| | |
|-------------------------|--------|
| JEDEC Drawing Reference | MS-026 |
| JESD97 Classification | E3 |

1. These values are only given as a typical example.
2. The capacitors should be placed close to the device for each supply pin pair in the signal group.


49.7.3 External Real Time Oscillator

The low frequency crystal oscillator is optimized for use with a 32.768kHz watch crystal. When selecting crystals, load capacitance and the crystal's Equivalent Series Resistance (ESR) must be taken into consideration. Both values are specified by the crystal vendor.

SAM C20/C21 oscillator is optimized for very low power consumption, hence close attention should be made when selecting crystals.

The typical parasitic load capacitance values are available in the Electrical Characteristics section. This capacitance and PCB capacitance can allow using a crystal inferior to 12.5pF load capacitance without external capacitors as shown in [Figure 49-8](#).

Figure 49-8. External Real Time Oscillator without Load Capacitor



To improve accuracy and Safety Factor, the crystal datasheet can recommend adding external capacitors as shown in [Figure 49-9](#).

To find suitable load capacitance for a 32.768kHz crystal, consult the crystal datasheet.

Figure 49-9. External Real Time Oscillator with Load Capacitor




Table 49-6. External Real Time Oscillator Checklist

| Signal Name | Recommended Pin Connection | Description |
|-------------|---------------------------------------|-------------------------|
| XIN32 | Load capacitor 22pF ⁽¹⁾⁽²⁾ | Timer oscillator input |
| XOUT32 | Load capacitor 22pF ⁽¹⁾⁽²⁾ | Timer oscillator output |

1. These values are only given as typical examples.
2. The capacitors should be placed close to the device for each supply pin pair in the signal group.

Note: In order to minimize the cycle-to-cycle jitter of the external oscillator, keep the neighboring pins as steady as possible. For neighboring pin details, refer to the Oscillator Pinout section.