



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | CANbus, I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, WDT |
| Number of I/O | 38 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 14x12b, 2x16b; D/A 1x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-VFQFN Exposed Pad |
| Supplier Device Package | 48-QFN (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/atsamc21g15a-mnt |

- Drop in compatible with SAM D20 and SAM D21 (see **Note**)

Note: Only applicable for 32-, 48-, and 64-pin TQFP and QFN packages.

| Peripheral Name | Base Address | IRQ Line | AHB Clock | | APB Clock | | Generic Clock | PAC | | Events | | DMA | |
|------------------|--------------|----------|-----------|------------------|-----------|------------------|----------------------|-------|---------------|------------------------------|---|---------------------------------|---------------|
| | | | Index | Enabled at Reset | Index | Enabled at Reset | | Index | Prot at Reset | User | Generator | Index | Sleep Walking |
| SERCOM0 | 0x42000400 | 9 | | | 1 | N | 19: CORE 18: SLOW | 1 | N | | | 2: RX 3: TX | Y |
| SERCOM1 | 0x42000800 | 10 | | | 2 | N | 20: CORE 18: SLOW | 2 | N | | | 4: RX 5: TX | Y |
| SERCOM2 | 0x42000C00 | 11 | | | 3 | N | 21: CORE 18: SLOW | 3 | N | | | 6: RX 7: TX | Y |
| SERCOM3 | 0x42001000 | 12 | | | 4 | N | 22: CORE 18: SLOW | 4 | N | | | 8: RX 9: TX | Y |
| SERCOM4 | 0x42001400 | 13 | | | 5 | N | 23: CORE 18: SLOW | 5 | N | | | 10: RX 11: TX | Y |
| SERCOM5 | 0x42001800 | 14 | | | 6 | N | 25: CORE 24: SLOW | 6 | N | | | 12: RX 13: TX | Y |
| TCC0 | 0x42002400 | 17 | | | 9 | N | 28 | 9 | N | 9-10: EV0-1 11-14: MC0-3 | 34: OVF 35: TRG 36: CNT 37-40: MC0-3 | 16: OVF 17-20: MC0-3 | Y |
| TCC1 | 0x42002800 | 18 | | | 10 | N | 28 | 10 | N | 15-16: EV0-1 17-18: MC0-1 | 41: OVF 42: TRG 43: CNT 44-45: MC0-1 | 21: OVF 22-23: MC0-1 | Y |
| TCC2 | 0x42002C00 | 19 | | | 11 | N | 29 | 11 | N | 19-20: EV0-1 21-22: MC0-1 | 46: OVF 47: TRG 48: CNT 49-50: MC0-1 | 24: OVF 25-26: MC0-1 | Y |
| TC0 | 0x42003000 | 20 | | | 12 | N | 30 | 12 | N | 23: EVU | 51: OVF 52-53: MC0-1 | 27: OVF 28-29: MC0-1 | Y |
| TC1 | 0x42003400 | 21 | | | 13 | N | 30 | 13 | N | 24: EVU | 54: OVF 55-56: MC0-1 | 30: OVF 31-32: MC0-1 | Y |
| TC2 | 0x42003800 | 22 | | | 14 | N | 31 | 14 | N | 25: EVU | 57: OVF 58-59: MC0-1 | 33: OVF 34-35: MC0-1 | Y |
| TC3 | 0x42003C00 | 23 | | | 15 | N | 31 | 15 | N | 26: EVU | 60: OVF 61-62: MC0-1 | 36: OVF 37-38: MC0-1 | Y |
| TC4 | 0x42004000 | 24 | | | 16 | N | 32 | 16 | N | 27: EVU | 63: OVF 64-65: MC0-1 | 39: OVF 40-41: MC0-1 | Y |
| ADC0 | 0x42004400 | 25 | | | 17 | N | 33 | 17 | N | 28: START 29: SYNC | 66: RESRDY 67: WINMON | 42: RESRDY | Y |
| AC | 0x42005000 | 27 | | | 20 | N | 40 | 20 | N | 34-37: SOC0-3 | 72-75: COMP0-3 76-77: WIN0-1 | | Y |
| PTC | 0x42005800 | 30 | | | 22 | N | 37 | 22 | N | 39: STCONV | 79: EOC 80: WCOMP | EOC: 46 WCOMP: 47 SEQ: 48 | |
| CCL | 0x42005C00 | | | | 23 | N | 38 | 23 | N | 40-43 : LUTIN0-3 | 81-84: LUTOUT0-3 | | Y |
| AHB-APB Bridge D | 0x43000000 | | 13 | Y | 0 | | | | | | | | N/A |

| Peripheral Name | Base Address | IRQ Line | AHB Clock | | APB Clock | | Generic Clock | PAC | | Events | | DMA | Sleep Walking |
|-----------------|--------------|----------|-----------|------------------|-----------|------------------|---------------|-------|---------------|------------------|----------------------|---------------------------------|---------------|
| | | | Index | Enabled at Reset | Index | Enabled at Reset | Index | Index | Prot at Reset | User | Generator | Index | |
| DAC | 0x42005400 | 28 | | | 21 | N | 36 | 21 | N | 38: START | 78: EMPTY | 45: EMPTY | Y |
| PTC | 0x42005800 | 30 | | | 22 | N | 37 | 22 | N | 39: STCONV | 79: EOC 80: WCOMP | EOC: 46 WCOMP: 47 SEQ: 48 | |
| CCL | 0x42005C00 | | | | 23 | N | 38 | 23 | N | 40-43 : LUTIN0-3 | 781-84: LUTOUT0-3 | | Y |
| DIVAS | 0x48000000 | | 12 | Y | | | | | | | | | N/A |

Table 12-4. Peripherals Configuration Summary SAM C20 E/G/J

| Peripheral Name | Base Address | IRQ Line | AHB Clock | | APB Clock | | Generic Clock | PAC | | Events | | DMA | Sleep Walking |
|------------------|--------------|----------|-----------|------------------|-----------|------------------|---|-------|---------------|-----------------------|---|----------------|---------------|
| | | | Index | Enabled at Reset | Index | Enabled at Reset | Index | Index | Prot at Reset | User | Generator | Index | |
| AHB-APB Bridge A | 0x40000000 | | 0 | Y | | | | | | | | | N/A |
| PAC | 0x44000000 | 0 | 10 | Y | 0 | Y | | 0 | N | | 85 : ACCERR | | N/A |
| PM | 0x40000400 | 0 | | | 1 | Y | | 1 | N | | | | N/A |
| MCLK | 0x40000800 | 0 | | | 2 | Y | | 2 | N | | | | Y |
| RSTC | 0x40000C00 | | | | 3 | Y | | 3 | N | | | | N/A |
| OSCCTRL | 0x40001000 | 0 | | | 4 | Y | 0: FDPLL96M clk source 1: FDPLL96M 32kHz | 4 | N | | 0: XOSC_FAIL | | Y |
| OSC32KCTRL | 0x40001400 | 0 | | | 5 | Y | | 5 | N | | 1: XOSC32K_FAIL | | Y |
| SUPC | 0x40001800 | 0 | | | 6 | Y | | 6 | N | | | | N/A |
| GCLK | 0x40001C00 | | | | 7 | Y | | 7 | N | | | | N/A |
| WDT | 0x40002000 | 1 | | | 8 | Y | | 8 | N | | | | Y |
| RTC | 0x40002400 | 2 | | | 9 | Y | | 9 | N | | 2: CMP0/ALARM0 3: CMP1 4: OVF 5-12: PER0-7 | | Y |
| EIC | 0x40002800 | 3, NMI | | | 10 | Y | 2 | 10 | N | | 13-28: EXTINT0-15 | | Y |
| FREQM | 0x40002C00 | 4 | | | 11 | Y | 3: Measure 4: Reference | 11 | N | | | | N/A |
| AHB-APB Bridge B | 0x41000000 | | 1 | Y | | | | | | | | | N/A |
| PORT | 0x41000000 | | | | 0 | Y | | 0 | N | 1-4 : EV0-3 | | | Y |
| DSU | 0x41002000 | | 3 | Y | 1 | Y | | 1 | Y | | | | N/A |
| NVMCTRL | 0x41004000 | 6 | 5 | Y | 2 | Y | 39 | 2 | N | | | | Y |
| DMAC | 0x41006000 | 7 | 7 | Y | | | | 3 | N | 5-8: CH0-3 | 30-33: CH0-3 | | Y |
| MTB | 0x41008000 | | | | | | | | N | 44: START 45: STOP | | | N/A |
| AHB-APB Bridge C | 0x42000000 | | 2 | Y | | | | | | | | | N/A |
| EVSYS | 0x42000000 | 8 | | | 0 | N | 6-17: one per CHANNEL | 0 | N | | | | Y |
| SERCOM0 | 0x42000400 | 9 | | | 1 | N | 19: CORE 18: SLOW | 1 | N | | | 2: RX 3: TX | Y |
| SERCOM1 | 0x42000800 | 10 | | | 2 | N | 20: CORE 18: SLOW | 2 | N | | | 4: RX 5: TX | Y |
| SERCOM2 | 0x42000C00 | 11 | | | 3 | N | 21: CORE 18: SLOW | 3 | N | | | 6: RX 7: TX | Y |

| | | | | | | | | |
|--------|----------------|-----|-----|-----|-----|-----|-----|-----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | DIVISOR[31:24] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | DIVISOR[23:16] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | DIVISOR[15:8] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | DIVISOR[7:0] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bits 31:0 – DIVISOR[31:0]: Divisor Value

Holds the 32-bit divisor for the divide operation. If the Signed bit in Control A register (CTRLA.SIGNED) is zero, DIVISOR is unsigned. If CTRLA.SIGNED = 1, DIVISOR is signed two's complement. Writing the DIVISOR register will start the divide function. Refer to [Performing Division](#), [Operand Size](#) and [Signed Division](#).

14.8.5 Result

Name: RESULT
Offset: 0x10
Reset: 0x0000
Property: -

18. RSTC – Reset Controller

18.1 Overview


The Reset Controller (RSTC) manages the reset of the microcontroller. It issues a microcontroller reset, sets the device to its initial state and allows the reset source to be identified by software.

18.2 Features

- Reset the microcontroller and set it to an initial state according to the reset source
- Reset cause register for reading the reset source from the application code
- Multiple reset sources
 - Power supply reset sources: POR, BODCORE, BODVDD
 - User reset sources: External reset ($\overline{\text{RESET}}$), Watchdog reset, and System Reset Request

18.3 Block Diagram

Figure 18-1. Reset System



18.4 Signal Description

| Signal Name | Type | Description |
|---------------------------|---------------|----------------|
| $\overline{\text{RESET}}$ | Digital input | External reset |

One signal can be mapped on several pins.

Related Links

[I/O Multiplexing and Considerations](#)

18.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

Related Links

[NVM Software Calibration Area Mapping](#)

21.6 Functional Description

21.6.1 Principle of Operation

XOSC32K, OSC32K, and OSCULP32K are configured via OSC32KCTRL control registers. Through this interface, the sub-peripherals are enabled, disabled, or have their calibration values updated.

The STATUS register gathers different status signals coming from the sub-peripherals of OSC32KCTRL. The status signals can be used to generate system interrupts, and in some cases wake up the system from standby mode, provided the corresponding interrupt is enabled.

21.6.2 32KHz External Crystal Oscillator (XOSC32K) Operation

The XOSC32K can operate in two different modes:

- External clock, with an external clock signal connected to XIN32
- Crystal oscillator, with an external 32.768kHz crystal connected between XIN32 and XOUT32

At reset, the XOSC32K is disabled, and the XIN32/XOUT32 pins can either be used as General Purpose I/O (GPIO) pins or by other peripherals in the system.

When XOSC32K is enabled, the operating mode determines the GPIO usage. When in crystal oscillator mode, the XIN32 and XOUT32 pins are controlled by the OSC32KCTRL, and GPIO functions are overridden on both pins. When in external clock mode, the only XIN32 pin will be overridden and controlled by the OSC32KCTRL, while the XOUT32 pin can still be used as a GPIO pin.

The XOSC32K is enabled by writing a '1' to the Enable bit in the 32KHz External Crystal Oscillator Control register (XOSC32K.ENABLE=1). The XOSC32K is disabled by writing a '0' to the Enable bit in the 32KHz External Crystal Oscillator Control register (XOSC32K.ENABLE=0).

To enable the XOSC32K as a crystal oscillator, the XTALEN bit in the 32KHz External Crystal Oscillator Control register must be set (XOSC32K.XTALEN=1). If XOSC32K.XTALEN is '0', the external clock input will be enabled.

The XOSC32K 32.768kHz output is enabled by setting the 32KHz Output Enable bit in the 32KHz External Crystal Oscillator Control register (XOSC32K.EN32K=1). The XOSC32K also has a 1.024kHz clock output. This is enabled by setting the 1KHz Output Enable bit in the 32KHz External Crystal Oscillator Control register (XOSC32K.EN1K=1).

It is also possible to lock the XOSC32K configuration by setting the Write Lock bit in the 32KHz External Crystal Oscillator Control register (XOSC32K.WRTLOCK=1). If set, the XOSC32K configuration is locked until a Power-On Reset (POR) is detected.

The XOSC32K will behave differently in different sleep modes based on the settings of XOSC32K.RUNSTDBY, XOSC32K.ONDEMAND, and XOSC32K.ENABLE. If XOSC32KCTRL.ENABLE=0, the XOSC32K will be always stopped. For XOSC32KCTRL.ENABLE=1, this table is valid:

| | | | | | | | | |
|--------|-----|----|----|----|----|----|------|------|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | OVF | | | | | | CMPn | CMPn |
| Access | R/W | | | | | | R/W | R/W |
| Reset | 0 | | | | | | 0 | 0 |

| | | | | | | | | |
|--------|------|------|------|------|------|------|------|------|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | PERn | PERn | PERn | PERn | PERn | PERn | PERn | PERn |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 15 – OVF: Overflow Interrupt Enable

Writing a '0' to this bit has no effect. Writing a '1' to this bit will set the Overflow Interrupt Enable bit, which enables the Overflow interrupt.

| Value | Description |
|-------|-------------------------------------|
| 0 | The Overflow interrupt is disabled. |
| 1 | The Overflow interrupt is enabled. |

Bits 9:8 – CMPn: Compare n Interrupt Enable [n = 1..0]

Writing a '0' to this bit has no effect. Writing a '1' to this bit will set the Compare n Interrupt Enable bit, which and enables the Compare n interrupt.

| Value | Description |
|-------|--------------------------------------|
| 0 | The Compare n interrupt is disabled. |
| 1 | The Compare n interrupt is enabled. |

Bits 7:0 – PERn: Periodic Interval n Interrupt Enable [n = 7..0]

Writing a '0' to this bit has no effect. Writing a '1' to this bit will set the Periodic Interval n Interrupt Enable bit, which enables the Periodic Interval n interrupt.

| Value | Description |
|-------|--|
| 0 | Periodic Interval n interrupt is disabled. |
| 1 | Periodic Interval n interrupt is enabled. |

24.10.5 Interrupt Flag Status and Clear in COUNT16 mode (CTRLA.MODE=1)

Name: INTFLAG

Offset: 0x0C

Reset: 0x0000

Property: -

has control over the output state of the pad, as well as the ability to read the current physical pad state. Refer to *I/O Multiplexing and Considerations* for details.

Device-specific configurations may cause some lines (and the corresponding Pxy pin) not to be implemented.

Related Links

[I/O Multiplexing and Considerations](#)

28.5.2 Power Management

During Reset, all PORT lines are configured as inputs with input buffers, output buffers and pull disabled.

The PORT peripheral will continue operating in any sleep mode where its source clock is running.

28.5.3 Clocks

The PORT bus clock (CLK_PORT_APB) can be enabled and disabled in the Main Clock module, and the default state of CLK_PORT_APB can be found in the *Peripheral Clock Masking* section in *MCLK – Main Clock*.

The EVSYS and APB will insert wait states in the event of concurrent PORT accesses.

The PORT input synchronizers use the CPU main clock so that the resynchronization delay is minimized with respect to the APB clock.

Related Links

[MCLK – Main Clock](#)

28.5.4 DMA

Not applicable.

28.5.5 Interrupts

Not applicable.

28.5.6 Events

The events of this peripheral are connected to the Event System.

Related Links

[EVSYS – Event System](#)

28.5.7 Debug Operation

When the CPU is halted in debug mode, this peripheral will continue normal operation. If the peripheral is configured to require periodical service by the CPU through interrupts or similar, improper operation or data loss may result during debugging. This peripheral can be forced to halt operation during debugging - refer to the Debug Control (DBGCTRL) register for details.

28.5.8 Register Access Protection

All registers with write-access can be optionally write-protected by the Peripheral Access Controller (PAC).

Note: Optional write-protection is indicated by the "PAC Write-Protection" property in the register description.

When the CPU is halted in debug mode, all write-protection is automatically disabled. Write-protection does not apply for accesses through an external debugger.

Related Links

| | | | | | | | | |
|--------|------------|----|----|----|----|----|----|----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | OUT[31:24] | | | | | | | |
| Access | RW | RW | RW | RW | RW | RW | RW | RW |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | OUT[23:16] | | | | | | | |
| Access | RW | RW | RW | RW | RW | RW | RW | RW |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | OUT[15:8] | | | | | | | |
| Access | RW | RW | RW | RW | RW | RW | RW | RW |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | OUT[7:0] | | | | | | | |
| Access | RW | RW | RW | RW | RW | RW | RW | RW |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bits 31:0 – OUT[31:0]: PORT Data Output Value

For pins configured as outputs via the Data Direction register (DIR), these bits set the logical output drive level.

For pins configured as inputs via the Data Direction register (DIR) and with pull enabled via the Pull Enable bit in the Pin Configuration register (PINCFG.PULLEN), these bits will set the input pull direction.

| Value | Description |
|-------|---|
| 0 | The I/O pin output is driven low, or the input is connected to an internal pull-down. |
| 1 | The I/O pin output is driven high, or the input is connected to an internal pull-up. |

28.9.6 Data Output Value Clear

This register allows the user to set one or more output I/O pin drive levels low, without doing a read-modify-write operation. Changes in this register will also be reflected in the Data Output Value (OUT), Data Output Value Toggle (OUTTGL) and Data Output Value Set (OUTSET) registers.



Tip: The I/O pins are assembled in pin groups ("PORT groups") with up to 32 pins. Group 0 consists of the PA pins, group 1 is for the PB pins, etc. Each pin group has its own PORT registers. For example, the register address offset for the Data Direction (DIR) register for group 0 (PA00 to PA31) is 0x00, and the register address offset for the DIR register for group 1 (PB00 to PB31) is 0x80.

Name: OUTCLR

Offset: 0x14

Reset: 0x00000000

Property: PAC Write-Protection

| | | | | | | | | |
|--------|------|-----|------|------|-----|-----|------|------|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | TXP | EFBI | PXHD | | | BRSE | FDOE |
| Access | | R/W | R/W | R/W | | | R/W | R/W |
| Reset | | 0 | 0 | 0 | | | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | TEST | DAR | MON | CSR | CSA | ASM | CCE | INIT |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Bit 14 – TXP: Transmit Pause

This bit field is write-restricted and only writable if bit fields CCE = 1 and INIT = 1.

| Value | Description |
|-------|---|
| 0 | Transmit pause disabled. |
| 1 | Transmit pause enabled. The CAN pauses for two CAN bit times before starting the next transmission after itself has successfully transmitted a frame. |

Bit 13 – EFBI: Edge Filtering during Bus Integration

| Value | Description |
|-------|--|
| 0 | Edge filtering is disabled. |
| 1 | Two consecutive dominant tq required to detect an edge for hard synchronization. |

Bit 12 – PXHD: Protocol Exception Handling Disable

Note: When protocol exception handling is disabled, the CAN will transmit an error frame when it detects a protocol exception condition.

| Value | Description |
|-------|---------------------------------------|
| 0 | Protocol exception handling enabled. |
| 1 | Protocol exception handling disabled. |

Bit 9 – BRSE: Bit Rate Switch Enable

Note: When CAN FD operation is disabled FDOE = 0, BRSE is not evaluated.

| Value | Description |
|-------|--|
| 0 | Bit rate switching for transmissions disabled. |
| 1 | Bit rate switching for transmissions enabled. |

Bit 8 – FDOE: FD Operation Enable

| | | | | | | | | |
|--------|-----|-----|-----|-----|-----|-----|-----|-----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | NDn | NDn | NDn | NDn | NDn | NDn | NDn | NDn |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | NDn | NDn | NDn | NDn | NDn | NDn | NDn | NDn |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | NDn | NDn | NDn | NDn | NDn | NDn | NDn | NDn |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | NDn | NDn | NDn | NDn | NDn | NDn | NDn | NDn |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bits 31:0 – NDn: New Data [n = 32..64]

The register holds the New Data flags of Rx Buffers 32 to 63. The flags are set when the respective Rx Buffer has been updated from a received frame. The flags remain set until the Host clears them. A flag is cleared by writing 1 to the corresponding bit position. Writing a 0 has no effect. A hard reset will clear the register.

34.8.27 Rx FIFO 0 Configuration

Name: RXF0C
Offset: 0xA0 [ID-0000a4bb]
Reset: 0x00000000
Property: Write-restricted

Table 34-11. Event Type

| Value | Name | Description |
|------------|------|---|
| 0x0 or 0x3 | RES | Reserved |
| 0x1 | TXE | Tx event |
| 0x2 | TXC | Transmission in spite of cancellation (always set for transmission in DAR mode) |

- E1 Bit 21 - FDF: FD Format
0 : Standard frame format.
1 : CAN FD frame format (new DLC-coding and CRC).
- E1 Bit 20 - BRS: Bit Rate Search
0 : Frame received without bit rate switching.
1 : Frame received with bit rate switching.
- E1 Bits 19:16 - DLC[3:0]: Data Length Code
0-8 : CAN + CAN FD: received frame has 0-8 data bytes.
9-15 : CAN: received frame has 8 data bytes.
9-15 : CAN FD: received frame has 12/16/20/24/32/48/64 data bytes.
- E1 Bits 15:0 - TXTS[15:0]: Tx Timestamp
Timestamp Counter value captured on start of frame transmission. Resolution depending on configuration of the Timestamp Counter Prescaler TSCC.TCP.

34.9.5 Standard Message ID Filter Element

Up to 128 filter elements can be configured for 11-bit standard IDs. When accessing a Standard Message ID Filter element, its address is the Filter List Standard Start Address SIDFC.FLSSA plus the index of the filter element (0 ... 127).

Table 34-12. Standard Message ID Filter Element

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|--------------|----|---------------|----|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------------|----|----|---|---|---|---|---|---|---|---|---|---|
| S0 | SFT [1:0] | | SFEC [2:0] | | SFID1[10:0] | | | | | | | | | | | | | | | SFID2[10:0] | | | | | | | | | | | | |

- Bits 31:30 - SFT[1:0]: Standard Filter Type
This field defines the standard filter type.

Table 34-13. Standard Filter Type

| Value | Name | Description |
|-------|---------|---|
| 0x0 | RANGE | Range filter from SFID1 to SFID2 (SFID2 >= SFID1) |
| 0x1 | DUAL | Dual ID filter for SFID1 or SFID2 |
| 0x2 | CLASSIC | Classic filter: SFID1 = filter, SFID2 = mask |
| 0x3 | RES | Reserved |

- Bits 29:27 - SFEC[2:0]: Standard Filter Element Configuration

Bits 5:4 – PRESCSYNC[1:0]: Prescaler and Counter Synchronization

These bits select whether the counter should wrap around on the next GCLK_TCx clock or the next prescaled GCLK_TCx clock. It also makes it possible to reset the prescaler.

These bits are not synchronized.

| Value | Name | Description |
|-------|--------|--|
| 0x0 | GCLK | Reload or reset the counter on next generic clock |
| 0x1 | PRESC | Reload or reset the counter on next prescaler clock |
| 0x2 | RESYNC | Reload or reset the counter on next generic clock. Reset the prescaler counter |
| 0x3 | - | Reserved |

Bits 3:2 – MODE[1:0]: Timer Counter Mode

These bits select the counter mode.

These bits are not synchronized.

| Value | Name | Description |
|-------|---------|------------------------|
| 0x0 | COUNT16 | Counter in 16-bit mode |
| 0x1 | COUNT8 | Counter in 8-bit mode |
| 0x2 | COUNT32 | Counter in 32-bit mode |
| 0x3 | - | Reserved |

Bit 1 – ENABLE: Enable

Due to synchronization, there is delay from writing CTRLA.ENABLE until the peripheral is enabled/disabled. The value written to CTRLA.ENABLE will read back immediately, and the ENABLE Synchronization Busy bit in the SYNCBUSY register (SYNCBUSY.ENABLE) will be set. SYNCBUSY.ENABLE will be cleared when the operation is complete.

This bit is not enable protected.

| Value | Description |
|-------|-----------------------------|
| 0 | The peripheral is disabled. |
| 1 | The peripheral is enabled. |

Bit 0 – SWRST: Software Reset

Writing a '0' to this bit has no effect.

Writing a '1' to this bit resets all registers in the TC, except DBGCTRL, to their initial state, and the TC will be disabled.

Writing a '1' to CTRLA.SWRST will always take precedence; all other writes in the same write-operation will be discarded.

Due to synchronization there is a delay from writing CTRLA.SWRST until the reset is complete. CTRLA.SWRST and SYNCBUSY.SWRST will both be cleared when the reset is complete.

This bit is not enable protected.

| Value | Description |
|-------|--------------------------------------|
| 0 | There is no reset operation ongoing. |
| 1 | The reset operation is ongoing. |

35.7.2.2 Control B Clear

| | | | | | | | | |
|--------|----|-----|-----|-------|--------|-------|--------|-------|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | CCx | PER | COUNT | STATUS | CTRLB | ENABLE | SWRST |
| Access | | R | R | R | R | R | R | R |
| Reset | | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 6 – CCx: Compare/Capture Channel x Synchronization Busy

For details on CC channels number, refer to each TC feature list.

This bit is set when the synchronization of CCx between clock domains is started.

This bit is also set when the CCBUFx is written, and cleared on update condition. The bit is automatically cleared when the STATUS.CCBUFx bit is cleared.

Bit 5 – PER: PER Synchronization Busy

This bit is cleared when the synchronization of PER between the clock domains is complete.

This bit is set when the synchronization of PER between clock domains is started.

This bit is also set when the PER is written, and cleared on update condition. The bit is automatically cleared when the STATUS.PERBUF bit is cleared.

Bit 4 – COUNT: COUNT Synchronization Busy

This bit is cleared when the synchronization of COUNT between the clock domains is complete.

This bit is set when the synchronization of COUNT between clock domains is started.

Bit 3 – STATUS: STATUS Synchronization Busy

This bit is cleared when the synchronization of STATUS between the clock domains is complete.

This bit is set when a '1' is written to the Capture Channel Buffer Valid status flags (STATUS.CCBUFVx) and the synchronization of STATUS between clock domains is started.

Bit 2 – CTRLB: CTRLB Synchronization Busy

This bit is cleared when the synchronization of CTRLB between the clock domains is complete.

This bit is set when the synchronization of CTRLB between clock domains is started.

Bit 1 – ENABLE: ENABLE Synchronization Busy

This bit is cleared when the synchronization of ENABLE bit between the clock domains is complete.

| | | | | | | | | |
|--------|---------------|-----|-----|-----|----------------|-----|-----|-----|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | | GAINCORR[11:8] | | | |
| Access | | | | | R/W | R/W | R/W | R/W |
| Reset | | | | | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | GAINCORR[7:0] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bits 11:0 – GAINCORR[11:0]: Gain Correction Value

If CTRL.CORREN=1, these bits define how the ADC conversion result is compensated for gain error before being written to the result register. The gain correction is a fractional value, a 1-bit integer plus an 11-bit fraction, and therefore $\frac{1}{2} \leq \text{GAINCORR} < 2$. GAINCORR values range from 0.1000000000 to 1.1111111111.

38.8.16 Offset Correction

Name: OFFSETCORR
Offset: 0x14 [ID-0000120e]
Reset: 0x0000
Property: PAC Write-Protection, Write-Synchronized

| | | | | | | | | |
|--------|-----------------|-----|-----|-----|------------------|-----|-----|-----|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | | OFFSETCORR[11:8] | | | |
| Access | | | | | R/W | R/W | R/W | R/W |
| Reset | | | | | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | OFFSETCORR[7:0] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bits 11:0 – OFFSETCORR[11:0]: Offset Correction Value

If CTRL.CORREN=1, these bits define how the ADC conversion result is compensated for offset error before being written to the Result register. This OFFSETCORR value is in two's complement format.

38.8.17 Software Trigger

Name: SWTRIG
Offset: 0x18 [ID-0000120e]
Reset: 0x00
Property: PAC Write-Protection, Write-Synchronized

Name: SHIFTCORR
Offset: 0x1A [ID-0000243d]
Reset: 0x00
Property: PAC Write-Protection, Write-Synchronized

| | | | | | | | | |
|--------|---|---|---|---|----------------|-----|-----|-----|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | SHIFTCORR[3:0] | | | |
| Access | | | | | R/W | R/W | R/W | R/W |
| Reset | | | | | 0 | 0 | 0 | 0 |

Bits 3:0 – SHIFTCORR[3:0]: Shift Correction

A specific offset, gain and shift can be applied to SDADC by performing the following operation:

$$(RESULT + OFFSETCORR) * GAINCORR / 2^{SHIFTCORR}$$

39.8.17 Software Trigger

Name: SWTRIG
Offset: 0x1C [ID-0000243d]
Reset: 0x00
Property: PAC Write-Protection, Write-Synchronized

| | | | | | | | | |
|--------|---|---|---|---|---|---|-------|-------|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | | START | FLUSH |
| Access | | | | | | | W | W |
| Reset | | | | | | | 0 | 0 |

Bit 1 – START: SDADC Start Conversion

Writing a one to this bit will start a conversion or sequence. The bit is cleared by hardware when the conversion has started. Setting this bit when it is already set has no effect.

Writing this bit to zero will have no effect.

Bit 0 – FLUSH: SDADC Conversion Flush

Writing a one to this bit will flush the SDADC pipeline. A flush will restart the SDADC conversion and all conversions in progress will be aborted and lost. This bit is cleared until the SDADC has been flushed.


After the flush, the ADC will resume where it left off; i.e., if a conversion was pending, the ADC will start a new conversion.

Writing this bit to zero will have no effect.

39.8.18 Synchronization Busy

Name: SYNCBUSY
Offset: 0x20 [ID-0000243d]
Reset: 0x00000000
Property: -


Figure 40-5. Comparators in Window Mode



40.6.5 VDD Scaler

The VDD scaler generates a reference voltage that is a fraction of the device's supply voltage, with 64 levels. One independent voltage channel is dedicated for each comparator. The scaler of a comparator is enabled when the Negative Input Mux bit field in the respective Comparator Control register (COMPCTRLx.MUXNEG) is set to 0x5 and the comparator is enabled. The voltage of each channel is selected by the Value bit field in the Scaler x registers (SCALERx.VALUE).

Figure 40-6. VDD Scaler




40.6.9 Comparator Output

The output of each comparator can be routed to an I/O pin by setting the Output bit group in the Comparator Control x register (COMPCTRLx.OUT). This allows the comparator to be used by external circuitry. Either the raw, non-synchronized output of the comparator or the CLK_AC-synchronized version, including filtering, can be used as the I/O signal source. The output appears on the corresponding CMP[x] pin.

40.6.10 Offset Compensation

The Swap bit in the Comparator Control registers (COMPCTRLx.SWAP) controls switching of the input signals to a comparator's positive and negative terminals. When the comparator terminals are swapped, the output signal from the comparator is also inverted, as shown in Figure 40-9. This allows the user to measure or compensate for the comparator input offset voltage. As part of the input selection, COMPCTRLx.SWAP can be changed only while the comparator is disabled.

Figure 40-9. Input Swapping for Offset Compensation



40.6.11 DMA Operation

Not applicable.

40.6.12 Interrupts

The AC has the following interrupt sources:

- Comparator (COMP0, COMP1, COMP2, COMP3): Indicates a change in comparator status.
- Window (WIN0, WIN1): Indicates a change in the window status.

Comparator interrupts are generated based on the conditions selected by the Interrupt Selection bit group in the Comparator Control registers (COMPCTRLx.INTSEL). Window interrupts are generated based on the conditions selected by the Window Interrupt Selection bit group in the Window Control register (WINCTRL.WINTSELx[1:0]).

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear (INTFLAG) register is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set (INTENSET) register, and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear (INTENCLR) register. An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled, or the AC is reset. See INFLAG register for details on how to clear interrupt flags. All interrupt requests from the peripheral are ORed together on system level to generate one combined interrupt request to the NVIC. The user must read the INTFLAG register to determine which interrupt condition is present.

Note that interrupts must be globally enabled for interrupt requests to be generated.

Related Links

| | | | | | | | | |
|--------|---|---|---|---|---|---|-----|------|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | | OVF | BUSY |
| Access | | | | | | | R/W | R |
| Reset | | | | | | | 0 | 0 |

Bit 1 – OVF: Sticky Count Value Overflow

This bit is cleared by writing a '1' to it.

This bit is set when an overflow condition occurs to the value counter.

Writing a '0' to this bit has no effect.

Writing a '1' to this bit will clear the OVF status.

Bit 0 – BUSY: FREQM Status

| Value | Description |
|-------|-----------------------------------|
| 0 | No ongoing frequency measurement. |
| 1 | Frequency measurement is ongoing. |

44.8.8 Synchronization Busy

Name: SYNCBUSY

Offset: 0x0C [ID-00000e03]

Reset: 0x00000000

Property: –

| | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |

| | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |

| | | | | | | | | |
|--------|----|----|----|----|----|----|---|---|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |

| | | | | | | | | |
|--------|---|---|---|---|---|---|--------|-------|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | | ENABLE | SWRST |
| Access | | | | | | | R | R |
| Reset | | | | | | | 0 | 0 |

Bit 1 – ENABLE: Enable

This bit is cleared when the synchronization of CTRLA.ENABLE is complete.

This bit is set when the synchronization of CTRLA.ENABLE is started.

Figure 45-7. SPI Timing Requirements in Master Mode





Figure 45-8. SPI Timing Requirements in Slave Mode



45.13.2 External Reset

Table 45-53. External Reset Characteristics⁽¹⁾

| Symbol | Parameter | Min. | Units |
|-----------|---------------------------|------|---------|
| t_{EXT} | Minimum reset pulse width | 1 | μs |

- These are based on simulation. These values are not covered by test or characterization

45.13.3 CAN Timing

Table 45-54. CAN Physical Layer Timing⁽¹⁾

| Parameter | Conditions | Max. | Units |
|-------------------------|---------------------------|------|-------|
| TX_{CAN} output delay | VDD = 2.7V Load = 20pF | 13.9 | ns |